{"text_format":"2","workbook":"xls","n_sheets":1,"sheets":["report2"],"not_rendered":{"charts":0,"images":0,"macros":0,"external_links":1,"defined_names":1,"comments":0,"pivot_tables":0},"unopened":[],"bounds":{"document_bytes":16777216,"sheet_cells":100000,"run_cost":"one","rows_first":2000,"rows_last":500,"rows_between":2000,"halvings":0,"cell_chars":16384,"cell_head_chars":4096},"cells_cut":0,"cells_raw":0,"read":"whole","date_system":"1900","formulas":"cached_only"}

{"sheet":"report2","index":0,"n_rows":22,"n_cols":5,"rows_kept":22,"cut":false,"hidden":false,"merged":[[0,2,0,3],[0,4,0,5],[1,2,1,3],[1,4,1,5],[2,2,2,3],[3,2,3,3],[4,2,4,3],[5,2,5,3],[6,2,6,3],[7,2,7,3],[9,2,9,3],[16,2,16,3],[17,2,17,3],[19,2,19,3]],"flags":["formulas_cached_only"]}
[null,"1.","Record Nr.",null,"UNINA9910337599303321"]
[null,null,"Titolo",null,"Languages, Design Methods, and Tools for Electronic System Design : Selected Contributions from FDL 2017 / / edited by Daniel Große, Sara Vinco, Hiren Patel"]
[null,null,"Pubbl/distr/stampa",null,"Cham : , : Springer International Publishing : , : Imprint : Springer, , 2019"]
[null,null,"ISBN",null,"3-030-02215-3"]
[null,null,"Edizione",null,"[1st ed. 2019.]"]
[null,null,"Descrizione fisica",null,"1 online resource (130 pages)"]
[null,null,"Collana",null,"Lecture Notes in Electrical Engineering, , 1876-1100 ; ; 530"]
[null,null,"Disciplina",null,"621.3815"]
[{"$nulls":4},"621.392"]
[null,null,"Soggetti",null,"Electronic circuits"]
[{"$nulls":4},"Microprocessors"]
[{"$nulls":4},"Electronics"]
[{"$nulls":4},"Microelectronics"]
[{"$nulls":4},"Circuits and Systems"]
[{"$nulls":4},"Processor Architectures"]
[{"$nulls":4},"Electronics and Microelectronics, Instrumentation"]
[null,null,"Lingua di pubblicazione",null,"Inglese"]
[null,null,"Formato",null,"Materiale a stampa"]
[null,null,null,"Livello bibliografico","Monografia"]
[null,null,"Nota di contenuto",null,"1. Automatic Integration of HDL IPs in Simulinkusing FMI and S-Function Interfaces -- 2. Towards Early Validation of Firmware-Based Power Management using Virtual Prototypes: A Constrained Random Approach -- 3. Symbolic Simulation of Dataflow Synchronous Programs with Timers -- 4. Language and Hardware Acceleration Backend for Graph Processing -- 5. Fault Analysis in Analog Circuits through Language Manipulation and Abstraction -- 6. A Methodology for Automated Consistency Checking Between Different Power-Aware Descriptions."]
[null,null,null,"Sommario/riassunto","This book brings together a selection of the best papers from the twentiethedition of the Forum on specification and Design Languages Conference (FDL), which took place on September 18-20, 2017, in Verona, Italy. FDL is a well-established international forum devoted to dissemination of research results, practical experiences and new ideas in the application of specification, design and verification languages to the design, modeling and verification of integrated circuits, complex hardware/software embedded systems, and mixed-technology "]
[{"$nulls":4},"systems. Covers modeling and verification methodologies targeting digital and analog systems; Addresses firmware development and validation; Targets both functional and non-functional properties; Includes descriptions of methods for reliable system design."]