{"text_format":"2","workbook":"xls","n_sheets":1,"sheets":["report2"],"not_rendered":{"charts":0,"images":0,"macros":0,"external_links":1,"defined_names":3,"comments":0,"pivot_tables":0},"unopened":[],"bounds":{"document_bytes":16777216,"sheet_cells":100000,"run_cost":"one","rows_first":2000,"rows_last":500,"rows_between":2000,"halvings":0,"cell_chars":16384,"cell_head_chars":4096},"cells_cut":0,"cells_raw":0,"read":"whole","date_system":"1900","formulas":"cached_only"}

{"sheet":"report2","index":0,"n_rows":46,"n_cols":5,"rows_kept":46,"cut":false,"hidden":false,"merged":[[0,2,0,3],[0,4,0,5],[1,2,1,3],[1,4,1,5],[2,2,2,3],[3,2,3,3],[4,2,4,3],[5,2,5,3],[6,2,6,3],[8,2,8,3],[8,4,8,5],[9,2,9,3],[9,4,9,5],[10,2,10,3],[10,4,10,5],[11,2,11,3],[12,2,12,3],[13,2,13,3],[14,2,14,3],[15,2,15,3],[16,2,16,3],[17,2,17,3],[25,2,25,3],[26,2,26,3],[29,2,29,3],[32,2,32,3],[32,4,32,5],[33,2,33,3],[33,4,33,5],[34,2,34,3],[34,4,34,5],[35,2,35,3],[36,2,36,3],[37,2,37,3],[38,2,38,3],[39,2,39,3],[40,2,40,3],[43,2,43,3],[44,2,44,3]],"flags":["formulas_cached_only"]}
[null,"1.","Record Nr.",null,"UNINA990003134290403321"]
[null,null,"Titolo",null,"La moderazione salariale negli anni '80 in Italia : Alcune ipotesi interpretative basate sul comportamento dei sindacati / Daniele Checchi"]
[null,null,"Collana",null,"Working paper series / Dipartimento di economia politica e aziendale. Università degli studi di Milano ; 94.01"]
[null,null,"Locazione",null,"SES"]
[null,null,"Collocazione",null,"Paper"]
[null,null,"Lingua di pubblicazione",null,"Italiano"]
[null,null,"Formato",null,"Materiale a stampa"]
[null,null,null,"Livello bibliografico","Monografia"]
[null,"2.","Record Nr.",null,"UNINA9910299759203321"]
[null,null,"Autore",null,"Meyer-Baese Uwe"]
[null,null,"Titolo",null,"Digital Signal Processing with Field Programmable Gate Arrays / / by Uwe Meyer-Baese"]
[null,null,"Pubbl/distr/stampa",null,"Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2014"]
[null,null,"ISBN",null,"3-642-45309-0"]
[null,null,"Edizione",null,"[4th ed. 2014.]"]
[null,null,"Descrizione fisica",null,"1 online resource (XXIII, 930 p. 459 illus., 11 illus. in color.)"]
[null,null,"Collana",null,"Signals and Communication Technology, , 1860-4862"]
[null,null,"Disciplina",null,"621.382"]
[null,null,"Soggetti",null,"Signal processing"]
[{"$nulls":4},"Image processing"]
[{"$nulls":4},"Speech processing systems"]
[{"$nulls":4},"Microprogramming "]
[{"$nulls":4},"Electronic circuits"]
[{"$nulls":4},"Signal, Image and Speech Processing"]
[{"$nulls":4},"Control Structures and Microprogramming"]
[{"$nulls":4},"Circuits and Systems"]
[null,null,"Lingua di pubblicazione",null,"Inglese"]
[null,null,"Formato",null,"Materiale a stampa"]
[null,null,null,"Livello bibliografico","Monografia"]
[null,null,null,"Note generali","Bibliographic Level Mode of Issuance: Monograph"]
[null,null,"Nota di contenuto",null,"Computer Arithmetic -- Finite Impulse Response (FIR) Digital Filtres -- Infinite Impulse Response (IIR) Digital Filtres -- Multirate Signal Processing -- Fourier Transforms -- Advanced Topics -- Adaptive Filtres -- Microprocessor Design."]
[null,null,null,"Sommario/riassunto","Field-Programmable Gate Arrays (FPGAs) are revolutionizing digital signal processing. The efficient implementation of front-end digital signal processing algorithms is the main goal of this book. It starts with an overview of today's FPGA technology, devices, and tools for designing state-of-the-art DSP systems. A case study in the first chapter is the basis for more than 40 design examples throughout. The following chapters deal with computer arithmetic concepts, theory and the implementation of FIR and IIR filters, multirate digital signal processing systems, DFT and FFT algorithms, advanced algorithms with high future potential, and adaptive filters. Each chapter contains exercises. The VERILOG source code and a glossary are given in the appendices. This new edition incorporates Over 10 new system level case studies designed in VHDL and Verilog A new chapter on image and video processing An Altera Quartus update and new ModelSim "]
[{"$nulls":4},"simulations Xilinx Atlys board and ISIM simulation support Signed fixed point and floating point IEEE library examples An overview on parallel all-pass IIR filter design ICA and PCA system level designs • Speech and audio coding for MP3 and ADPCM."]
[null,"3.","Record Nr.",null,"UNISALENTO991003724249707536"]
[null,null,"Autore",null,"Bianchini, Carlo"]
[null,null,"Titolo",null,"Guida alla biblioteca per gli studenti universitari / Carlo Bianchini, Mauro Guerrini ; con la collaborazione di Andrea Capaccioni ; postfazione di Alberto Salarelli"]
[null,null,"Pubbl/distr/stampa",null,"Milano : Bibliografica, 2019"]
[null,null,"ISBN",null,"9788893571029"]
[null,null,"Descrizione fisica",null,"231 p. ; ill. ; 21 cm."]
[null,null,"Collana",null,"Biblioteconomia e scienza dell'informazione ; 26"]
[null,null,"Disciplina",null,"027.74591"]
[null,null,"Soggetti",null,"Bibliografia - Ricerche - Informazioni in Internet"]
[{"$nulls":4},"Biblioteche - Servizi - Manuali [per] Studenti [dell'] Università"]
[{"$nulls":4},"Biblioteche universitarie - Italia - Guide"]
[null,null,"Lingua di pubblicazione",null,"Italiano"]
[null,null,"Formato",null,"Materiale a stampa"]
[null,null,null,"Livello bibliografico","Monografia"]