{"text_format":"2","workbook":"xls","n_sheets":1,"sheets":["report2"],"not_rendered":{"charts":0,"images":0,"macros":0,"external_links":1,"defined_names":3,"comments":0,"pivot_tables":0},"unopened":[],"bounds":{"document_bytes":16777216,"sheet_cells":100000,"run_cost":"one","rows_first":2000,"rows_last":500,"rows_between":2000,"halvings":0,"cell_chars":16384,"cell_head_chars":4096},"cells_cut":0,"cells_raw":0,"read":"whole","date_system":"1900","formulas":"cached_only"}

{"sheet":"report2","index":0,"n_rows":52,"n_cols":5,"rows_kept":52,"cut":false,"hidden":false,"merged":[[0,2,0,3],[0,4,0,5],[1,2,1,3],[1,4,1,5],[2,2,2,3],[2,4,2,5],[3,2,3,3],[4,2,4,3],[5,2,5,3],[7,2,7,3],[9,2,9,3],[10,2,10,3],[12,2,12,3],[12,4,12,5],[13,2,13,3],[13,4,13,5],[14,2,14,3],[14,4,14,5],[15,2,15,3],[16,2,16,3],[17,2,17,3],[18,2,18,3],[19,2,19,3],[20,2,20,3],[21,2,21,3],[22,2,22,3],[23,2,23,3],[25,2,25,3],[25,4,25,5],[26,2,26,3],[26,4,26,5],[27,2,27,3],[27,4,27,5],[28,2,28,3],[29,2,29,3],[30,2,30,3],[31,2,31,3],[32,2,32,3],[33,2,33,3],[34,2,34,3],[39,2,39,3],[40,2,40,3],[44,2,44,3]],"flags":["formulas_cached_only"]}
[null,"1.","Record Nr.",null,"UNIBAS000010606"]
[null,null,"Autore",null,"Minervini, Mauro"]
[null,null,"Titolo",null,"Appunti integrativi del corso di istituzioni di economia e di statistica agraria / Mauro Minervini"]
[null,null,"Pubbl/distr/stampa",null,"Bari : Edizioni Quadrifoglio, 1984"]
[null,null,"Descrizione fisica",null,"69 p."]
[null,null,"Disciplina",null,"519.5"]
[{"$nulls":4},"330.015195"]
[null,null,"Soggetti",null,"Economia"]
[{"$nulls":4},"Statistica"]
[null,null,"Lingua di pubblicazione",null,"Italiano"]
[null,null,"Formato",null,"Materiale a stampa"]
[null,null,null,"Livello bibliografico","Monografia"]
[null,"2.","Record Nr.",null,"UNISA990000749100203316"]
[null,null,"Autore",null,"FRIES, Renate"]
[null,null,"Titolo",null,"Forderhilfen Umweltschutz : EG, Bund, Lander / von Renate Fries, Berns Geisen, Maria Sabathil ; unter Mitarbeit von Hermann Hake, Marcel Seyppel"]
[null,null,"Pubbl/distr/stampa",null,"Bonn : Economica, c1991"]
[null,null,"ISBN",null,"3-926831-44-8"]
[null,null,"Descrizione fisica",null,"XII, 191 p. ; 21 cm"]
[null,null,"Collana",null,"Unternehmenspraxis Umweltschutz ; 1"]
[null,null,"Disciplina",null,"344.43046"]
[null,null,"Soggetti",null,"Ambiente naturale - Tutela - Germania"]
[null,null,"Collocazione",null,"XXIV.3.S. 159 (IG VIII 22 716)"]
[null,null,"Lingua di pubblicazione",null,"Tedesco"]
[null,null,"Formato",null,"Materiale a stampa"]
[null,null,null,"Livello bibliografico","Monografia"]
[null,"3.","Record Nr.",null,"UNINA9910299485803321"]
[null,null,"Autore",null,"Sklyarov Valery"]
[null,null,"Titolo",null,"Synthesis and Optimization of FPGA-Based Systems / / by Valery Sklyarov, Iouliia Skliarova, Alexander Barkalov, Larysa Titarenko"]
[null,null,"Pubbl/distr/stampa",null,"Cham : , : Springer International Publishing : , : Imprint : Springer, , 2014"]
[null,null,"ISBN",null,"3-319-04708-6"]
[null,null,"Edizione",null,"[1st ed. 2014.]"]
[null,null,"Descrizione fisica",null,"1 online resource (443 p.)"]
[null,null,"Collana",null,"Lecture Notes in Electrical Engineering, , 1876-1100 ; ; 294"]
[null,null,"Disciplina",null,"621.395"]
[null,null,"Soggetti",null,"Electronic circuits"]
[{"$nulls":4},"Electronics"]
[{"$nulls":4},"Microelectronics"]
[{"$nulls":4},"Circuits and Systems"]
[{"$nulls":4},"Electronics and Microelectronics, Instrumentation"]
[null,null,"Lingua di pubblicazione",null,"Inglese"]
[null,null,"Formato",null,"Materiale a stampa"]
[null,null,null,"Livello bibliografico","Monografia"]
[null,null,null,"Note generali","Description based upon print version of record."]
[null,null,null,"Nota di bibliografia","Includes bibliographical references at the end of each chapters and index."]
[null,null,"Nota di contenuto",null,"\"\"Synthesis and Optimization of FPGA-Based Systems \"\"; \"\"Preface\"\"; \"\"Contents\"\"; \"\"Abbreviations\"\"; \"\"Conventions\"\"; \"\"Part I Design of Digital Circuits and Systems on the Basis of FPGA\"\"; \"\"1 FPGA Architectures, Reconfigurable Fabric, Embedded Blocks and Design Tools\"\"; \"\"Abstract \"\"; \"\"1.1 Introduction to FPGA\"\"; \"\"1.2 The Basis of FPGA Devices\"\"; \"\"1.2.1 Configurable Logic Blocks  of Xilinx FPGAs\"\"; \"\"1.2.2 Logic Elements of Altera FPGAs\"\"; \"\"1.3 Embedded Blocks \"\"; \"\"1.3.1 Embedded Memories\"\"; \"\"1.3.2 Embedded DSP Slices\"\"; \"\"1.4 Clock Distributions and Resets \"\"; \"\"1.5 Design Tools\"\""]
[{"$nulls":4},"\"\"1.6 Implementation and Prototyping \"\"\"\"1.7 Interaction with FPGA-Based Circuits and Systems\"\"; \"\"References\"\"; \"\"2 Synthesizable VHDL for FPGA-Based Devices\"\"; \"\"Abstract \"\"; \"\"2.1 Introduction to VHDL\"\"; \"\"2.2 Data Types, Objects and Operators\"\"; \"\"2.3 Combinational and Sequential Processes\"\"; \"\"2.3.1 Combinational Processes\"\"; \"\"2.3.2 Sequential Processes\"\"; \"\"2.4 Functions, Procedures, and Blocks\"\"; \"\"2.5 Generics and Generates\"\"; \"\"2.6 Libraries, Packages, and Files\"\"; \"\"2.7 Behavioral Simulation\"\"; \"\"2.8 Prototyping\"\"; \"\"References\"\"; \"\"3 Design Techniques\"\"; \"\"Abstract \"\""]
[{"$nulls":4},"\"\"3.1 Combinational Circuits\"\"\"\"3.1.1 Encoders\"\"; \"\"3.1.2 Decoders\"\"; \"\"3.1.3 Multiplexers\"\"; \"\"3.1.4 Comparators\"\"; \"\"3.1.5 Arithmetical Circuits\"\"; \"\"3.1.6 Barrel Shifters\"\"; \"\"3.2 Sequential Circuits\"\"; \"\"3.2.1 "]
[{"$nulls":4},"Registers\"\"; \"\"3.2.2 Shift Registers\"\"; \"\"3.2.3 Counters\"\"; \"\"3.2.4 Arithmetical Circuits with Accumulators\"\"; \"\"3.3 Finite State Machines\"\"; \"\"3.4 Optimization of FPGA-Based Circuits and Systems\"\"; \"\"3.4.1 Highly Parallel Network-Based Solutions\"\"; \"\"3.4.2 Hardware Accelerators\"\"; \"\"3.4.3 Parallel Modular Algorithms Running in Hierarchical FSMs\"\""]
[{"$nulls":4},"\"\"3.5 Design Examples for Parallel Sort\"\"\"\"3.6 Design Examples for Parallel Search\"\"; \"\"3.7 Design Examples for Parallel Counters\"\"; \"\"3.8 Design Examples for Counting Networks\"\"; \"\"3.9 Design Examples for LUT-Based Hamming Weight CountersComparators\"\"; \"\"3.10 Design Examples for Operations Over Vectors\"\"; \"\"References\"\"; \"\"4 Embedded Blocks and System-Level Design\"\"; \"\"Abstract \"\"; \"\"4.1 Using IP Cores\"\"; \"\"4.2 Design with Embedded DSP Slices\"\"; \"\"4.3 Interaction with FPGA\"\"; \"\"4.3.1 Digilent Parallel Port Interface\"\"; \"\"4.3.1.1 Digilent EPP Communication Module\"\""]
[{"$nulls":4},"\"\"4.3.1.2 Application Software\"\"\"\"4.3.2 UART Interface\"\"; \"\"4.3.2.1 UART Communication Module\"\"; \"\"4.3.2.2 Application Software\"\"; \"\"4.4 SoftwareHardware Co-design and Co-simulation\"\"; \"\"4.4.1 Software-Hardware Co-design with Digilent Parallel Port Interface\"\"; \"\"4.4.2 Software-Hardware Co-design with UART Interface\"\"; \"\"4.5 Programmable Systems-on-Chip\"\"; \"\"References\"\"; \"\"5 Design Technique Based on Hierarchical and Parallel Specifications\"\"; \"\"Abstract \"\"; \"\"5.1 Modular Hierarchical Specifications\"\"; \"\"5.2 Hierarchical Finite State Machines\"\""]
[{"$nulls":4},"\"\"5.2.1 HDL Template for HFSM with Explicit Modules\"\""]
[null,null,null,"Sommario/riassunto","The book is composed of two parts. The first part introduces the concepts of the design of digital systems using contemporary field-programmable gate arrays (FPGAs). Various design techniques are discussed and illustrated by examples. The operation and effectiveness of these techniques is demonstrated through experiments that use relatively cheap prototyping boards that are widely available. The book begins with easily understandable introductory sections, continues with commonly used digital circuits, and then gradually extends to more advanced topics. The advanced topics include novel techniques where parallelism is applied extensively. These techniques involve not only core reconfigurable logical elements, but also use embedded blocks such as memories and digital signal processing slices and interactions with general-purpose and application-specific computing systems. Fully synthesizable specifications are provided in a hardware-description language (VHDL) and are ready to be tested and incorporated in engineering designs. A number of practical applications are discussed from areas such as data processing and vector-based computations (e.g. Hamming weight counters/comparators). The second part of the book covers the more theoretical aspects of finite state machine synthesis with the main objective of reducing basic FPGA resources, minimizing delays and achieving greater optimization of circuits and systems."]