{"text_format":"2","workbook":"xls","n_sheets":1,"sheets":["report2"],"not_rendered":{"charts":0,"images":0,"macros":0,"external_links":1,"defined_names":3,"comments":0,"pivot_tables":0},"unopened":[],"bounds":{"document_bytes":16777216,"sheet_cells":100000,"run_cost":"one","rows_first":2000,"rows_last":500,"rows_between":2000,"halvings":0,"cell_chars":16384,"cell_head_chars":4096},"cells_cut":0,"cells_raw":0,"read":"whole","date_system":"1900","formulas":"cached_only"}

{"sheet":"report2","index":0,"n_rows":52,"n_cols":5,"rows_kept":52,"cut":false,"hidden":false,"merged":[[0,2,0,3],[0,4,0,5],[1,2,1,3],[1,4,1,5],[2,2,2,3],[2,4,2,5],[3,2,3,3],[4,2,4,3],[5,2,5,3],[6,2,6,3],[7,2,7,3],[8,2,8,3],[9,2,9,3],[10,2,10,3],[11,2,11,3],[13,2,13,3],[13,4,13,5],[14,2,14,3],[14,4,14,5],[15,2,15,3],[15,4,15,5],[16,2,16,3],[17,2,17,3],[18,2,18,3],[19,2,19,3],[20,2,20,3],[21,2,21,3],[24,2,24,3],[25,2,25,3],[29,2,29,3],[32,2,32,3],[32,4,32,5],[33,2,33,3],[33,4,33,5],[34,2,34,3],[35,2,35,3],[36,2,36,3],[37,2,37,3],[38,2,38,3],[39,2,39,3],[44,2,44,3],[45,2,45,3],[49,2,49,3]],"flags":["formulas_cached_only"]}
[null,"1.","Record Nr.",null,"UNINA990009446480403321"]
[null,null,"Autore",null,"Chalendar, Isabelle"]
[null,null,"Titolo",null,"Modern approaches to the invariant-subspace problem / Isabelle Chalendar, Jonathan R. Partington"]
[null,null,"Pubbl/distr/stampa",null,"Cambridge : Cambridge University Press, 2011"]
[null,null,"ISBN",null,"978-1-107-01051-2"]
[null,null,"Descrizione fisica",null,"XI, 285 p. ; 23 cm"]
[null,null,"Collana",null,"Cambridge tracts in mathematics ; 188"]
[null,null,"Disciplina",null,"515'.724"]
[null,null,"Locazione",null,"MA1"]
[null,null,"Collocazione",null,"C-34-(188"]
[null,null,"Lingua di pubblicazione",null,"Inglese"]
[null,null,"Formato",null,"Materiale a stampa"]
[null,null,null,"Livello bibliografico","Monografia"]
[null,"2.","Record Nr.",null,"UNINA9910300356703321"]
[null,null,"Autore",null,"Sindou Marc"]
[null,null,"Titolo",null,"Neurosurgery for Spasticity : A Practical Guide for Treating Children and Adults / / by Marc Sindou, George Georgoulis, Patrick Mertens"]
[null,null,"Pubbl/distr/stampa",null,"Vienna : , : Springer Vienna : , : Imprint : Springer, , 2014"]
[null,null,"ISBN",null,"3-7091-1771-2"]
[null,null,"Edizione",null,"[1st ed. 2014.]"]
[null,null,"Descrizione fisica",null,"1 online resource (263 p.)"]
[null,null,"Disciplina",null,"617.48"]
[null,null,"Soggetti",null,"Nervous system - Surgery"]
[{"$nulls":4},"Neurology"]
[{"$nulls":4},"Neurosurgery"]
[null,null,"Lingua di pubblicazione",null,"Inglese"]
[null,null,"Formato",null,"Materiale a stampa"]
[null,null,null,"Livello bibliografico","Monografia"]
[null,null,null,"Note generali","Description based upon print version of record."]
[null,null,null,"Nota di bibliografia","Includes bibliographical references at the end of each chapters and index."]
[null,null,"Nota di contenuto",null,"Introduction -- General Information: History of neurosurgical treatment for spasticity -- Anatomical and physiological bases of motricity applied to the study of spasticity -- Adults: Evaluation of spasticity in adults -- Decision-making for treatment of adults with disabling spasticity -- Intrathecal Baclofen therapy -- Botulinum toxin injections for spasticity -- Peripheral neurotomies -- Surgery in dorsal root entry zone -- Children: Introduction -- Assessment of spasticity in pediatric patients -- Decision-making for treatment of children with disabling spasticity -- Dorsal rhizotomies for children with cerebral palsy.  ."]
[null,null,null,"Sommario/riassunto","The book is devoted to the neurosurgical management of spasticity. Starting with a chapter on the anatomical and physiological foundations of spasticity and a short history of its neurosurgical treatment, it describes the neurosurgical methods currently available. As management differs between adults and children, the book is also structured accordingly, including evaluation, decision-making, Intrathecal Baclofen Therapy (ITB), botulinum toxin therapy, and surgery. Beyond ITB, the neurosurgical options covered include procedures focusing on the peripheral nerves, dorsal roots, Dorsal Root Entry Zone and spinal cord. Based on surgical experience collected with more than a thousand patients, the book gathers the most important aspects of our present understanding, presented using a practical, educational approach. It stresses the importance of a multidisciplinary approach, including neurologists, pediatricians and rehabilitation specialists. Close collaboration with other surgical disciplines like "]
[{"$nulls":4},"orthopedic surgery and neuro-urology are also outlined."]
[null,"3.","Record Nr.",null,"UNINA9910254982603321"]
[null,null,"Titolo",null,"3D Flash Memories / / edited by Rino Micheloni"]
[null,null,"Pubbl/distr/stampa",null,"Dordrecht : , : Springer Netherlands : , : Imprint : Springer, , 2016"]
[null,null,"ISBN",null,"94-017-7512-5"]
[null,null,"Edizione",null,"[1st ed. 2016.]"]
[null,null,"Descrizione fisica",null,"1 online resource (391 p.)"]
[null,null,"Disciplina",null,"004"]
[null,null,"Soggetti",null,"Computer storage devices"]
[{"$nulls":4},"Electronic circuits"]
[{"$nulls":4},"Memory Structures"]
[{"$nulls":4},"Electronic Circuits and Devices"]
[{"$nulls":4},"Circuits and Systems"]
[null,null,"Lingua di pubblicazione",null,"Inglese"]
[null,null,"Formato",null,"Materiale a stampa"]
[null,null,null,"Livello bibliografico","Monografia"]
[null,null,null,"Note generali","Description based upon print version of record."]
[null,null,null,"Nota di bibliografia","Includes bibliographical references at the end of each chapters and index."]
[null,null,"Nota di contenuto",null,"Dedication Page -- Foreword -- Preface -- Introduction -- About the Editor -- Acknowledgements -- 1 The Business of NAND -- 2 Reliability of 3D NAND Flash memories -- 3 3D Stacked NAND Flash memories -- 4 3D Charge Trap NAND Flash memories -- 5 3D Floating Gate NAND Flash memories -- 6 Advanced Architectures for 3D NAND Flash memories with vertical channel -- 7 3D VG-Type NAND Flash memories -- 8 RRAM Cross-point arrays -- 9 3D Multi-Chip Integration and Packaging Technology -- 10 BCH and LDPC Error Correction Codes for NAND Flash memories -- 11 Advanced algebraic and graph-based ECC schemes for modern NVMs -- 12 System-Level Considerations on Design of 3D NAND Flash memories -- Index."]
[null,null,null,"Sommario/riassunto","This book walks the reader through the next step in the evolution of NAND flash memory technology, namely the development of 3D flash memories, in which multiple layers of memory cells are grown within the same piece of silicon. It describes their working principles, device architectures, fabrication techniques and practical implementations, and highlights why 3D flash is a brand new technology. After reviewing market trends for both NAND and solid state drives (SSDs), the book digs into the details of the flash memory cell itself, covering both floating gate and emerging charge trap technologies. There is a plethora of different materials and vertical integration schemes out there. New memory cells, new materials, new architectures (3D Stacked, "]
[{"$nulls":4},"BiCS and P-BiCS, 3D FG, 3D VG, 3D advanced architectures); basically, each NAND manufacturer has its own solution. Chapter 3 to chapter 7 offer a broad overview of how 3D can materialize. The 3D wave is impacting emerging memories as well and chapter 8 covers 3D RRAM (resistive RAM) crosspoint arrays. Visualizing 3D structures can be a challenge for the human brain: this is way all these chapters contain a lot of bird’s-eye views and cross sections along the 3 axes. The second part of the book is devoted to other important aspects, such as advanced packaging technology (i.e. TSV in chapter 9) and error correction codes, which have been leveraged to improve flash reliability for decades. Chapter 10 describes the evolution from legacy BCH to the most recent LDPC codes, while chapter 11 deals with some of the most recent advancements in the ECC field. Last but not least, chapter 12 looks at 3D flash memories from a system perspective. Is 14nm the last step for planar cells? Can 100 layers be integrated within the same piece of silicon? Is 4 bit/cell possible with 3D? Will 3D be reliable enough for enterprise and datacenter applications? These are some of the questions that this book helps answering by providing insights into 3D flash memory design, process technology and applications."]