LEADER 01136nlm0 22003371i 450 
001 990009814680403321
005 20140127104147.0
010   $a9780470231630
035   $a000981468
035   $aFED01000981468
035   $a(Aleph)000981468FED01
035   $a000981468
100   $a20140127d2008----km-y0itay0103----ba
101 0 $aeng
135   $adrnn-008mamaa
200 1 $aFPGA prototyping by VHDL examples$bRisorsa elettronica$eXilinx Spartan-3 Version$fPong P. Chu
210   $aHoboken, N. J.$cWiley-Interscience$d2008
230   $aDocumento elettronico
306   $aPublished Online: 16 JUL 2007
336   $aTesto
337   $aFormato pdf
676   $a621.395
700  1$aChu,$bPong P.$f<1959- >$0521922
801  0$aIT$bUNINA$gREICAT$2UNIMARC
856 4 $zFull text per gli utenti Federico II$uhttp://onlinelibrary.wiley.com/book/10.1002/9780470231630
901   $aEB
912   $a990009814680403321
961   $aField programmable gate arrays$aDesign and construction
961   $aVHDL (Computer hardware description language)
996   $aFPGA prototyping by VHDL examples$9835347
997   $aUNINA

LEADER 01088cam1 2200265   450 
001 E600200006938
005 20160705102425.0
100   $a20041104g00009999|||||ita|0103    ba
101   $aita
102   $aIT
200 1 $aLetteratura italiana$fa cura di Achille Tartaro, Augusto Simonini, Renato Bertacchini e Giuliano Manacorda
210   $aBologna$cCalderini
215   $av.$d24 cm
463  1$1001SOBE00052918$12000 $a<<2:>>Cinquecento, Seicento, Settecento / a cura di Achille Tartaro, Augusto Simonini, Renato Bertacchini e Giuliano Manacorda
463  1$1001SOBE00052919$12000 $a<<3:>>Ottocento, Novecento / a cura di Achille Tartaro, Augusto Simonini, Renato Bertacchini e Giuliano Manacorda
702  1$aSimonini, Augusto$3AF00014980$4070
702  1$aBertacchini, Renato$3AF00014398$4070
702  1$aManacorda, Giuliano$3AF00014798$4070
702  1$aTartaro, Achille$3AF00014666$4070
801  0$aIT$bUNISOB$c20160705$gRICA
912   $aE600200006938
940   $aM 102 Monografia moderna SBN
941   $aM
996   $aLetteratura italiana$973616
997   $aUNISOB