LEADER 01666nlm0 22004571i 450 001 990009236950403321 010 $a9783540744429 035 $a000923695 035 $aFED01000923695 035 $a(Aleph)000923695FED01 035 $a000923695 100 $a20100926d2007----km-y0itay50------ba 101 0 $aeng 102 $aDE 135 $adrnn-008mamaa 200 1 $aIntegrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation$bRisorsa elettronica$e17th International Workshop, PATMOS 2007, Gothenburg, Sweden, September 3-5, 2007. Proceedings$fedited by Nadine Azémard, La 210 $aBerlin ; Heidelberg$cSpringer$d2007 225 1 $aLecture Notes in Computer Science$x0302-9743$v4644 230 $aDocumento elettronico 336 $aTesto 337 $aFormato html, pdf 702 1$aAzémard,$bNadine 702 1$aSvensson,$bLars 801 0$aIT$bUNINA$gREICAT$2UNIMARC 856 4 $zFull text per gli utenti Federico II$uhttp://dx.doi.org/10.1007/978-3-540-74442-9 901 $aEB 912 $a990009236950403321 961 $aArithmetic and Logic Structures 961 $aCircuits and Systems 961 $aComputer science 961 $aComputer Science 961 $aComputer system performance 961 $aLogic design 961 $aLogic Design 961 $aMemory management (Computer science) 961 $aMemory Structures 961 $aProcessor Architectures 961 $aSystem Performance and Evaluation 961 $aSystems engineering 996 $aIntegrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation$9772134 997 $aUNINA LEADER 00913nam a2200253 i 4500 001 991002579819707536 005 20020503170913.0 008 010104s1964 fr ||| | fre 035 $ab10384984-39ule_inst 035 $aEXGIL106276$9ExL 040 $aBiblioteca Interfacoltà$bita 082 0 $a840.90091 100 1 $aScheinert, David$0204138 245 10$aEcrivains belges devant la réalité /$cDavid Scheinert 260 $aBruxelles :$bLa renaissance du livre,$c1964 300 $a259 p. ;$c20 cm. 440 3$aLa lettre et l'esprit 650 4$aScrittori belgi$ySec. 20. 907 $a.b10384984$b02-04-14$c27-06-02 912 $a991002579819707536 945 $aLE002 Fr. I D 20$g1$i2002000945785$lle002$o-$pE0.00$q-$rl$s- $t0$u0$v0$w0$x0$y.i10449942$z27-06-02 996 $aÉcrivains belges dévant la realité$9165892 997 $aUNISALENTO 998 $ale002$b01-01-01$cm$da $e-$ffre$gfr $h0$i1