LEADER 03830nam  22008055  450 
001 996465375703316
005 20230406015835.0
010   $a3-642-24154-9
024 7 $a10.1007/978-3-642-24154-3
035   $a(CKB)2550000000054538
035   $a(SSID)ssj0000610020
035   $a(PQKBManifestationID)11373581
035   $a(PQKBTitleCode)TC0000610020
035   $a(PQKBWorkID)10622856
035   $a(PQKB)10699971
035   $a(DE-He213)978-3-642-24154-3
035   $a(MiAaPQ)EBC3067347
035   $a(PPN)15631715X
035   $a(EXLCZ)992550000000054538
100   $a20110924d2011      u|             0
101 0 $aeng
135   $aurnn|008mamaa
181   $ctxt
182   $cc
183   $acr
200 10$aIntegrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation$b[electronic resource] $e21st International Workshop, PATMOS 2011, Madrid, Spain, September 26-29, 2011, Proceedings /$fedited by Jose L. Ayala, Braulio Garcia-Camara, Manuel Prieto, Martino Ruggiero, Gilles Sicard
205   $a1st ed. 2011.
210  1$aBerlin, Heidelberg :$cSpringer Berlin Heidelberg :$cImprint: Springer,$d2011.
215   $a1 online resource (XI, 352 p. 189 illus., 108 illus. in color.) 
225 1 $aTheoretical Computer Science and General Issues,$x2512-2029 ;$v6951
300   $aBibliographic Level Mode of Issuance: Monograph
311   $a3-642-24153-0 
320   $aIncludes bibliographical references and index.
330   $aThis book constitutes the refereed proceedings of the 21st International Conference on Integrated Circuit and System Design, PATMOS 2011, held in Madrid, Spain, in September 2011. The 34 revised full papers presented were carefully reviewed and selected from numerous submissions. The paper feature emerging challenges in methodologies and tools for the design of upcoming generations of integrated circuits and systems and focus especially on timing, performance and power consumption as well as architectural aspects with particular emphasis on modeling, design, characterization, analysis and optimization.
410  0$aTheoretical Computer Science and General Issues,$x2512-2029 ;$v6951
606   $aElectronic digital computers?Evaluation
606   $aComputer simulation
606   $aComputer networks
606   $aSoftware engineering
606   $aAlgorithms
606   $aComputer science
606   $aSystem Performance and Evaluation
606   $aComputer Modelling
606   $aComputer Communication Networks
606   $aSoftware Engineering
606   $aAlgorithms
606   $aComputer Science Logic and Foundations of Programming
615  0$aElectronic digital computers?Evaluation.
615  0$aComputer simulation.
615  0$aComputer networks.
615  0$aSoftware engineering.
615  0$aAlgorithms.
615  0$aComputer science.
615 14$aSystem Performance and Evaluation.
615 24$aComputer Modelling.
615 24$aComputer Communication Networks.
615 24$aSoftware Engineering.
615 24$aAlgorithms.
615 24$aComputer Science Logic and Foundations of Programming.
676   $a621.39/5
702   $aAyala$b Jose L$4edt$4http://id.loc.gov/vocabulary/relators/edt
702   $aGarcia-Camara$b Braulio$4edt$4http://id.loc.gov/vocabulary/relators/edt
702   $aPrieto$b Manuel$4edt$4http://id.loc.gov/vocabulary/relators/edt
702   $aRuggiero$b Martino$4edt$4http://id.loc.gov/vocabulary/relators/edt
702   $aSicard$b Gilles$4edt$4http://id.loc.gov/vocabulary/relators/edt
712 12$aPATMOS 2011
906   $aBOOK
912   $a996465375703316
996   $aIntegrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation$9772134
997   $aUNISA