LEADER 00679nam0-22002531i-450- 001 990003635300403321 005 20070208114158.0 035 $a000363530 035 $aFED01000363530 035 $a(Aleph)000363530FED01 035 $a000363530 100 $a20030910d1962----km-y0itay50------ba 101 0 $aeng 105 $ay-------001yy 200 1 $aSocial Justice$fEdited by R. B. Brandt 210 $aPrentice-Hall$cEnglewood Cliffs$d1962 702 1$aBrandt,$bRichard B. 801 0$aIT$bUNINA$gRICA$2UNIMARC 901 $aBK 912 $a990003635300403321 952 $aSE 047.07.011-$b029255$fDECSE 959 $aDECSE 996 $aSocial Justice$9503219 997 $aUNINA LEADER 01197nam0-2200313---450- 001 990002622030203316 035 $a(ALEPH)000262203USA01 100 $a20050916d--------km-y0itay50------ba 101 0 $aita 102 $aIT 200 1 $a<> fonti del diritto: condizioni logiche di possibilità del concetto a categorie della praxis giuridica$fDe Giacomo Claudio$grelatore Francesco De Sanctis 210 $aSalerno 215 $a1v 328 $aTesi di laurea 328 $aUniversità degli studi di Salerno, Facoltà di Giurisprudenza 700 1$aDE GIACOMO,$bClaudio$911/06886$0231829 801 0$aIT$bsalbc$gISBD 856 4 $uhttp://biblio-aleph.unisa.it/tesionline/14874.tif$zFrontespizio e/o abstract, indice, bibliografia 909 1$aDE SANCTIS,$bFrancesco 912 $a990002622030203316 919 $aFilosofia del diritto 951 $a15995 959 $aTH 969 $aTESI 979 $aBATCH$b01$c20050916$lUSA01$h1737 979 $aBATCH-UPD$b01$c20061206$lUSA01$h0757 979 $aBATCH-UPD$b01$c20140507$lUSA01$h1219 996 $aFonti del diritto: condizioni logiche di possibilità del concetto a categorie della praxis giuridica$91008670 997 $aUNISA LEADER 02275oam 2200517zu 450 001 996280511703316 005 20210807004643.0 010 $a0-7381-5628-0 035 $a(CKB)3450000000138498 035 $a(SSID)ssj0000821012 035 $a(PQKBManifestationID)12426881 035 $a(PQKBTitleCode)TC0000821012 035 $a(PQKBWorkID)10871554 035 $a(PQKB)11256090 035 $a(WaSeSS)IndRDA00078151 035 $a(EXLCZ)993450000000138498 100 $a20160829d2007 uy 101 0 $aeng 135 $aur||||||||||| 181 $ctxt 182 $cc 183 $acr 200 00$aIEEE standard VHDL analog and mixed-signal extensions 210 31$a[Place of publication not identified]$cInstitute of Electrical and Electronics Engineers$d2007 215 $a1 online resource (328 pages) 300 $aBibliographic Level Mode of Issuance: Monograph 311 $a0-7381-5627-2 330 $aThis standard defines the IEEE 1076.1 language, a hardware description language for the description and the simulation of analog, digital, and mixed-signal systems. The language, also informally known as VHDL-AMS, is built on IEEE Std 1076-2002 (VHDL) and extends it with additions and changes to provide capabilities of writing and simulating analog and mixed-signal models--$cSoufce other than Library of Congress. 606 $aComputer hardware description languages$xStandards 606 $aVHDL (Computer hardware description language)$xStandards 606 $aElectrical & Computer Engineering$2HILCC 606 $aEngineering & Applied Sciences$2HILCC 606 $aElectrical Engineering$2HILCC 615 0$aComputer hardware description languages$xStandards 615 0$aVHDL (Computer hardware description language)$xStandards 615 7$aElectrical & Computer Engineering 615 7$aEngineering & Applied Sciences 615 7$aElectrical Engineering 712 02$aInstitute of Electrical and Electronics Engineers 712 02$aIEEE Computer Society Design Automation Standards Committee. 712 02$aIEEE-SA Standards Board 801 0$bPQKB 906 $aDOCUMENT 912 $a996280511703316 996 $aIEEE Standard VHDL Analog and Mixed-Signal Extensions$92576480 997 $aUNISA