LEADER 01656nam  2200445   450 
001 996279802703316
005 20231021042629.0
010   $a1-4673-6173-9
035   $a(CKB)3460000000126460
035   $a(NjHacI)993460000000126460
035   $a(EXLCZ)993460000000126460
100   $a20231021d2013      uy             0
101 0 $aeng
135   $aur|||||||||||
181   $ctxt$2rdacontent
182   $cc$2rdamedia
183   $acr$2rdacarrier
200 10$a2013 ACM/IEEE International Workshop on System Level Interconnect Prediction (SLIP 2013) $eAustin, Texas, USA 2 June 2013 /$fInternational Workshop on System-Level Interconnect Prediction
210  1$aPiscataway, N.J. :$cIEEE,$d2013.
215   $a1 online resource (58 pages) $cillustrations
311   $a1-4673-6172-0 
517   $a2013 ACM/IEEE International Workshop on System Level Interconnect Prediction 
517   $aSystem Level Interconnect Prediction 
606   $aIntegrated circuits$xVery large scale integration$xDesign and construction$vCongresses
606   $aComputer architecture$vCongresses
606   $aElectronic digital computers$xEvaluation$vCongresses
606   $aMultiprocessors
606   $aMultiprocessors$vCongresses
615  0$aIntegrated circuits$xVery large scale integration$xDesign and construction
615  0$aComputer architecture
615  0$aElectronic digital computers$xEvaluation
615  0$aMultiprocessors.
615  0$aMultiprocessors
676   $a621.395
801  0$bNjHacI
801  1$bNjHacl
906   $aPROCEEDING
912   $a996279802703316
996   $a2013 ACM$92506079
997   $aUNISA