LEADER 01017nam0-2200325---450 001 990008555850403321 005 20191017134500.0 010 $z978-88-387-3703-7 035 $a000855585 035 $aFED01000855585 035 $a(Aleph)000855585FED01 035 $a000855585 100 $a20070927d2007----km-y0itay50------ba 101 0 $aita 102 $aIT 105 $ay-------001yy 200 1 $aAgriturismo e produttori agricoli$edisciplina e adempimenti per l'esercizio delle attivitą$eaggiornato con la finanziaria 2007$fSaverio Linguanti 210 $aSantarcangelo di Romagna$cMaggioli$dc2007 215 $a199 p.$d24 cm$e1 cd-rom 610 0 $aAgriturismo 676 $a343.076$v20$zita 700 1$aLinguanti,$bSaverio$0428437 801 0$aIT$bUNINA$gRICA$2UNIMARC 901 $aBK 912 $a990008555850403321 952 $a60 343.076 LINS 2007$b10804$fFAGBC 952 $a60 CD 131$b10804$fFAGBC 959 $aFAGBC 996 $aAgriturismo e produttori agricoli$9709065 997 $aUNINA LEADER 05403nam 2200685Ia 450 001 9911020441003321 005 20200520144314.0 010 $a9786610264773 010 $a9781280264771 010 $a1280264772 010 $a9780471464143 010 $a0471464147 010 $a9780471224389 010 $a0471224383 035 $a(CKB)111087027123410 035 $a(EBL)215158 035 $a(SSID)ssj0000080478 035 $a(PQKBManifestationID)11110952 035 $a(PQKBTitleCode)TC0000080478 035 $a(PQKBWorkID)10095859 035 $a(PQKB)10336886 035 $a(MiAaPQ)EBC215158 035 $a(OCoLC)53805994 035 $a(Perlego)2773044 035 $a(EXLCZ)99111087027123410 100 $a20010308d2001 uy 0 101 0 $aeng 135 $aur|n|---||||| 181 $ctxt 182 $cc 183 $acr 200 10$aPipeline processor farms $estructured design for embedded parallel systems /$fM. Fleury, A.C. Downton 210 $aNew York $cWiley$d2001 215 $a1 online resource (330 p.) 225 1 $aWiley series on parallel and distributed computing 300 $aDescription based upon print version of record. 311 08$a9780471388609 311 08$a0471388602 327 $aForeword; Preface; Acknowledgments; Contents; Acronyms; Part I: Introduction and Basic Concepts; 1 Introduction; 1.1 Overview; 1.2 Origins; 1.3 Amdahl's Law and Structured Parallel Design; 1.4 Introduction to PPF Systems; 1.5 Conclusions; Appendix; 2 Basic Concepts; 2.1 Pipelined Processing; 2.2 Pipeline Types; 2.3 Data Farming and Demand-based Scheduling; 2.4 Data-farm Performance Criteria; 2.5 Conclusion; Appendix; 3 PPF in Practice; 3.1 Application Overview; 3.2 Parallelization of the Postcode Recognizer; 3.3 Parallelization of the address verifier; 3.4 Meeting the Specification 327 $a3.5 ConclusionAppendix; 4 Development of PPF Applications; 4.1 Analysis Tools; 4.2 Tool Characteristics; 4.3 Development Cycle; 4.4 Conclusion; Part II: Analysis and Partitioning of Sequential Applications; 5 Initial Development of an Application; 5.1 Confidence Building; 5.2 Automatic and Semi-automatic Parallelization; 5.3 Language Proliferation; 5.4 Size of Applications; 5.5 Semi-automatic Partitioning; 5.6 Porting Code; 5.7 Checking a Decomposition; 5.8 Optimizing Compilers; 5.9 Conclusion; 6 Graphical Simulation and Performance Analysis of PPFs; 6.1 Simulating Asynchronous Pipelines 327 $a6.2 Simulation Implementation6.3 Graphical Representation; 6.4 Display Features; 6.5 Cross-architectural Comparison; 6.6 Conclusion; 7 Template-based Implementation; 7.1 Template Design Principles; 7.2 Implementation Choices; 7.3 Parallel Logic Implementation; 7.4 Target Machine Implementation; 7.5 'NOW' Implementation for Logic Debugging; 7.6 Target Machine Implementations for Performance Tuning; 7.7 Patterns and Templates; 7.8 Conclusion; Part III: Case Studies; 8 Application Examples; 8.1 Case Study 1: H.261 Encoder; 8.2 Case Study 2: H263 Encoder/Decoder 327 $a8.3 Case Study 3: 'Eigenfaces' - Face Detection8.4 Case Study 4: Optical Flow; 8.5 Conclusion; 9 Design Studies; 9.1 Case Study 1: Karhunen-Loe?ve Transform (KLT); 9.2 Case Study 2: 2D- Wavelet Transform; 9.3 Case Study 3: Vector Quantization; 9.4 Conclusion; 10 Counter Examples; 10.1 Case Study 1: Large Vocabulary Continuous-Speech Recognition; 10.2 Case Study 2: Model-based Coding; 10.3 Case Study 3: Microphone Beam Array; 10.4 Conclusion; Part IV: Underlying Theory and Analysis; 11 Performance of PPFs; 11.1 Naming Conventions; 11.2 Performance Metrics; 11.3 Gathering Performance Data 327 $a11.4 Performance Prediction Equations11.5 Results; 11.6 Simulation Results; 11.7 Asynchronous Pipeline Estimate; 11.8 Ordering Constraints; 11.9 Task Scheduling; 11.10 Scheduling Results; 11.11 Conclusion; Appendix; 12 Instrumentation of Templates; 12.1 Global Time; 12.2 Processor Model; 12.3 Local Clock Requirements; 12.4 Steady-state Behavior; 12.5 Establishing a Refresh Interval; 12.6 Local Clock Adjustment; 12.7 Implementation on the Paramid; 12.8 Conclusion; Part V: Future Trends; 13 Future Trends; 13.1 Designing for Differing Embedded Hardware 327 $a13.2 Adapting to Mobile Networked Computation 330 $aThis book outlines a methodology for the use of parallel processing in real time systems. It provides an introduction to parallel processing in general, and to embedded systems in particular. Among the embedded systems are processors in such applications as automobiles, various machinery, IPGAs (field programmable gate arrays), multimedia embedded systems such as those used in the computer game industry, and more.* Presents design and simulation tools as well as case studies.* First presentation of this material in book form. 410 0$aWiley series on parallel and distributed computing. 606 $aEmbedded computer systems$xProgramming 606 $aParallel computers$xProgramming 615 0$aEmbedded computer systems$xProgramming. 615 0$aParallel computers$xProgramming. 676 $a005.2/76 700 $aFleury$b Martin$f1951-$01837700 701 $aDownton$b A. C$01837701 801 0$bMiAaPQ 801 1$bMiAaPQ 801 2$bMiAaPQ 906 $aBOOK 912 $a9911020441003321 996 $aPipeline processor farms$94416491 997 $aUNINA