LEADER 03122nam  22006374a 450 
001 9910780216403321
005 20200520144314.0
010   $a1-280-20636-5
010   $a9786610206360
010   $a0-306-47680-0
024 7 $a10.1007/b116511
035   $a(CKB)111087027860532
035   $a(EBL)3035566
035   $a(SSID)ssj0000267110
035   $a(PQKBManifestationID)11937638
035   $a(PQKBTitleCode)TC0000267110
035   $a(PQKBWorkID)10322868
035   $a(PQKB)11290759
035   $a(DE-He213)978-0-306-47680-8
035   $a(MiAaPQ)EBC3035566
035   $a(MiAaPQ)EBC197215
035   $a(Au-PeEL)EBL3035566
035   $a(CaPaEBR)ebr10048350
035   $a(CaONFJC)MIL20636
035   $a(OCoLC)923696267
035   $a(Au-PeEL)EBL197215
035   $a(OCoLC)52802125
035   $a(PPN)237933497
035   $a(EXLCZ)99111087027860532
100   $a20020114d2002      uy             0
101 0 $aeng
135   $aur|n|---|||||
181   $ctxt
182   $cc
183   $acr
200 10$aVerilog Quickstart$b[electronic resource] $ea practical guide to simulation and synthesis in Verilog /$fJames M. Lee
205   $a3rd ed.
210   $aBoston $cKluwer Academic Publishers$d2002
215   $a1 online resource (378 p.)
225 1 $aThe Kluwer international series in engineering and computer science ;$vSECS 667
300   $aIncludes index.
311   $a0-7923-7672-2 
327   $ato the Verilog Language -- Structural Modeling -- Starting Procedural Modeling -- System Tasks for Displaying Results -- Data Objects -- Procedural Assignments -- Operators -- Creating Combinatorial and Sequential Logic -- Procedural Flow Control -- Tasks and Functions -- Advanced Procedural Modeling -- User-Defined Primitives -- Parameterized Modules -- State Machines -- Modeling Tips -- Modeling Style Trade-Offs -- Test Benches and Test Management -- Model Organization -- Common Errors -- Debugging a Design -- Code Coverage.
330   $aFrom a review of the Second Edition 'If you are new to the field and want to know what "all this Verilog stuff is about," you've found the golden goose. The text here is straight forward, complete, and example rich -mega-multi-kudos to the author James Lee. Though not as detailed as the Verilog reference guides from Cadence, it likewise doesn't suffer from the excessive abstractness those make you wade through. This is a quick and easy read, and will serve as a desktop reference for as long as Verilog lives. Best testimonial: I'm buying my fourth and fifth copies tonight (I've loaned out/lost two of my others).' Zach Coombes, AMD.
410  0$aKluwer international series in engineering and computer science ;$vSECS 667.
606   $aVerilog (Computer hardware description language)
615  0$aVerilog (Computer hardware description language)
676   $a621.39/2
700   $aLee$b James M.$f1962-$01557986
801  0$bMiAaPQ
801  1$bMiAaPQ
801  2$bMiAaPQ
906   $aBOOK
912   $a9910780216403321
996   $aVerilog Quickstart$93822033
997   $aUNINA