LEADER 10534nam 22004573 450 001 9910508440903321 005 20211214151309.0 010 $a981-16-3199-9 035 $a(CKB)5490000000111342 035 $a(MiAaPQ)EBC6796744 035 $a(Au-PeEL)EBL6796744 035 $a(OCoLC)1285781672 035 $a(EXLCZ)995490000000111342 100 $a20211214d2021 uy 0 101 0 $aeng 135 $aurcnu|||||||| 181 $ctxt$2rdacontent 182 $cc$2rdamedia 183 $acr$2rdacarrier 200 10$aDigital Logic Design Using Verilog $eCoding and RTL Synthesis 205 $a2nd ed. 210 1$aSingapore :$cSpringer Singapore Pte. Limited,$d2021. 210 4$d©2022. 215 $a1 online resource (607 pages) 311 $a981-16-3198-0 327 $aIntro -- Preface -- Acknowledgements -- Contents -- About the Author -- 1 Introduction -- 1.1 Evolution of Logic Design -- 1.2 System and Logic Design Abstractions -- 1.2.1 Architecture Design -- 1.2.2 Micro-architecture Design -- 1.2.3 RTL Design and Synthesis -- 1.2.4 Switch Level Design -- 1.3 Integrated Circuit Design and Methodologies -- 1.3.1 RTL Design -- 1.3.2 Functional Verification -- 1.3.3 Synthesis -- 1.3.4 Physical Design -- 1.4 Verilog as Hardware Description Language -- 1.5 Verilog Design Description -- 1.5.1 Structural Design -- 1.5.2 Behavior Design -- 1.5.3 Synthesizable Design -- 1.6 Few Important Verilog Terminologies -- 1.7 Exercises -- 1.8 Summary -- 2 Concept of Concurrency and Verilog Operators -- 2.1 Use of Continuous Assignment to Model Design -- 2.2 Use of always Procedural Block to Implement Combinational Design -- 2.3 Concept of Concurrency -- 2.4 Verilog Arithmetic Operators -- 2.5 Verilog Logical Operators -- 2.6 Verilog Equality and Inequality Operators -- 2.7 Verilog Sign Operators -- 2.8 Verilog Bitwise Operators -- 2.9 Verilog Relational Operators -- 2.10 Verilog Concatenation and Replication Operators -- 2.11 Verilog Reduction Operators -- 2.12 Verilog Shift Operators -- 2.13 Exercises -- 2.14 Summary -- 3 Verilog Constructs and Combinational Design-I -- 3.1 The Role of Constructs -- 3.2 Logic Gates and Synthesizable RTL -- 3.2.1 NOT or Invert Logic -- 3.2.2 OR Logic -- 3.2.3 NOR Logic -- 3.2.4 AND Logic -- 3.2.5 NAND Logic -- 3.2.6 Two Input XOR Logic -- 3.2.7 Two Input XNOR Logic -- 3.3 Tristate Logic -- 3.4 Arithmetic Circuits -- 3.4.1 Adder -- 3.4.1.1 Half Adder -- 3.4.1.2 Full Adder -- 3.4.2 Subtractor -- 3.4.2.1 Half Subtractor -- 3.4.2.2 Full Subtractor -- 3.5 Exercises -- 3.6 Summary -- 4 Verilog Constructs and Combinational Design-II -- 4.1 Procedural Block always @*. 327 $a4.2 Multi-bit Adders and Subtractors -- 4.2.1 Four-Bit Full Adder -- 4.2.2 4-Bit Full Subtractor -- 4.2.3 4-Bit Adder and Subtractor -- 4.3 Optimization of Resources -- 4.3.1 Optimization Using Only Adders -- 4.3.2 Optimization by Tweaking the Logic to Have Better Data and Control Path -- 4.4 Procedural Block initial -- 4.5 Simulation Concepts: Basic Testbench -- 4.6 Comparators and Parity Detectors -- 4.6.1 Binary Comparators -- 4.6.2 Parity Detector -- 4.7 Code Converters -- 4.7.1 Binary to Gray Code Converter -- 4.7.2 Gray to Binary Code Converter -- 4.8 Let Us Think About the Design from Specifications -- 4.9 Exercises -- 4.10 Summary -- 5 Multiplexers as Universal Logic -- 5.1 Multiplexers -- 5.2 Multiplexer as Universal logic -- 5.2.1 2:1 MUX -- 5.3 The if...else Versus case Construct -- 5.4 The 4:1 MUX Using if...else -- 5.5 The 4:1 MUX Using case Construct -- 5.6 The 4:1 Mux Using 2:1 MUX -- 5.7 Let Us Design Combinational Logic Using Multiplexers -- 5.8 Optimization Strategies Using RTL Tweaks -- 5.9 Exercises -- 5.10 Summary -- 6 Decoders and Encoders -- 6.1 Decoders -- 6.1.1 1 Line to 2 Decoder Using case construct -- 6.1.2 1 Line to 2 Decoder Having Enable Using case -- 6.1.3 2 Line to 4 Decoder with Enable Using case -- 6.1.4 2 Line to 4 Decoder with Active Low Enable Using case -- 6.1.5 2 to 4 Decoder Using Continuous Assignments -- 6.1.6 Decoder Using Shift Operator -- 6.1.7 Testbench of 2:4 Decoder -- 6.1.8 4 Line to 16 Decoder Using 2:4 Decoder -- 6.2 Testbench for 4:16 Decoder -- 6.3 Encoders -- 6.3.1 Priority Encoders -- 6.4 Testbench of 4:2 Priority encoder -- 6.5 Exercises -- 6.6 Summary -- 7 Event Queue and Design Guidelines -- 7.1 Verilog Stratified Event Queue -- 7.2 Verilog Blocking Assignments -- 7.3 Incomplete Sensitivity List -- 7.4 Continuous Versus Procedural Assignments -- 7.5 Combinational Loops in Design. 327 $a7.6 Unintentional Latches in the Design -- 7.7 Use of Blocking Assignments -- 7.8 Use of if...else Versus case constructs -- 7.9 Nested Multiplexer or Priority Logic -- 7.10 Parallel Logic or Decoding Logic -- 7.11 Priority Encoding Structure -- 7.12 Missing default Condition in case construct -- 7.13 Nested if...else with Missing else Condition -- 7.14 Logical Equality Versus Case Equality -- 7.14.1 Logical Equality and Logical Inequality Operators -- 7.14.2 Case Equality and Case Inequality Operators -- 7.15 Multiple Driver Assignments -- 7.16 Exercises -- 7.17 Summary -- 8 Basics of Sequential Design Using Verilog -- 8.1 Sequential Logic -- 8.1.1 Positive-Level Sensitive D Latch -- 8.1.2 Negative-Level Sensitive D Latch -- 8.2 Flip-Flop -- 8.2.1 Positive Edge-Triggered D Flip-Flop -- 8.2.2 Negative Edge-Triggered D Flip-Flop -- 8.2.3 Synchronous and Asynchronous Reset -- 8.2.3.1 D Flip-Flop Having Asynchronous Reset -- 8.2.4 D Flip-Flop Having Synchronous Reset -- 8.2.5 Flip-Flop Having Synchronous Load Enable and Asynchronous Reset -- 8.2.6 Flip-Flop with Synchronous Load and Synchronous Reset -- 8.3 Exercises -- 8.4 Summary -- 9 Synchronous Counter Design Using Synthesizable Constructs -- 9.1 Synchronous Counters -- 9.1.1 Three-Bit Up Counter -- 9.1.2 Three-Bit Down Counter -- 9.1.3 Three-Bit Up-Down Counter -- 9.2 Gray Counters -- 9.2.1 Gray and Binary Counter -- 9.2.2 Ring Counters -- 9.2.3 Johnson Counters -- 9.3 BCD Up-Down Counter -- 9.4 Exercises -- 9.5 Summary -- 10 RTL Design of Registers and Memories -- 10.1 Parallel Input and Parallel Output (PIPO) Register -- 10.2 Shift Register -- 10.3 Right and Left Shift Operation -- 10.4 Timing and Performance Evaluation -- 10.5 Asynchronous Counter Design -- 10.5.1 Ripple Counters -- 10.6 RTL Design of Memories -- 10.7 Parameterized Read-Write Memory -- 10.8 Exercises -- 10.9 Summary. 327 $a11 Sequential Circuit Design Guidelines -- 11.1 What Happens If Blocking Assignments Are Used to Code Sequential Logic? -- 11.1.1 Blocking Assignments and Multiple always Blocks -- 11.1.2 Multiple Blocking Assignments Used in the Single always Block -- 11.1.3 Example Blocking Assignment -- 11.2 Non-blocking Assignments -- 11.2.1 Example Non-blocking Assignments -- 11.2.2 Example Non-blocking Assignment -- 11.2.3 Example Using Non-blocking Assignments -- 11.3 Latch Versus Flip-Flop -- 11.3.1 D Flip-Flop -- 11.3.2 Latch -- 11.4 Use of Synchronous Versus Asynchronous Reset -- 11.4.1 D Flip-Flop Having Asynchronous Reset -- 11.4.2 Synchronous Reset D Flip-Flop -- 11.5 Use of if...else Versus case constructs -- 11.6 Internally Generated Clocks -- 11.7 Guidelines for Modeling Synchronous Designs -- 11.8 Multiple Clocks in the Same module -- 11.9 Multi-phase Clocks in the Design -- 11.10 Guidelines for Modeling Asynchronous Designs -- 11.11 Exercises -- 11.12 Summary -- 12 RTL Design Strategies for Complex Designs -- 12.1 ALU Design -- 12.1.1 Logic Unit Design -- 12.1.1.1 Logic Unit to Infer Parallel Logic -- 12.1.1.2 Logic Unit Having Registered Inputs and Outputs -- 12.1.2 Arithmetic Unit -- 12.1.3 Arithmetic and Logic Unit -- 12.2 Functions and Tasks -- 12.2.1 Counting Number of 1's from the Given String -- 12.2.2 RTL Design Using function to Count Number of 1'S -- 12.3 Synthesis Result of RTL Using function -- 12.4 Synthesis Result of RTL Using task -- 12.5 Exercises -- 12.6 Summary -- 13 RTL Tweaks and Performance Improvement Techniques -- 13.1 Arithmetic Resource Sharing -- 13.1.1 RTL Design Using Resource Sharing to Have Area Optimization -- 13.2 Gated Clocks and Dynamic Power Reduction -- 13.3 Use of Pipelining in Design -- 13.3.1 Design Without Pipelining -- 13.3.2 Speed Improvement Using Register Balancing or Pipelining. 327 $a13.4 Counter Design and Duty Cycle Control -- 13.5 MOD-3 Counter RTL Design to Have 50% Duty Cycle -- 13.6 Exercise -- 13.7 Summary -- 14 Finite State Machines Using Verilog -- 14.1 Moore Versus Mealy Machines -- 14.1.1 Level to Pulse Converter -- 14.2 FSM Encoding Styles -- 14.2.1 Binary Encoding -- 14.2.1.1 Two-Bit Binary Counter FSM -- 14.2.2 Gray Encoding -- 14.2.2.1 Two-Bit Gray Counter FSM -- 14.3 One-Hot Encoding -- 14.4 Sequence Detectors Using FSMs -- 14.4.1 Mealy Sequence Detector Using Two always Procedural Blocks -- 14.4.2 Mealy Machine: Sequence Detector to Detect 101 Overlapping Sequence -- 14.5 Improving the Design Performance for FSMs -- 14.6 Exercises -- 14.7 Summary -- 15 Non-synthesizable Verilog Constructs and Testbenches -- 15.1 Intra-delay and Inter-delay Assignments -- 15.1.1 Simulation for Blocking Assignments -- 15.1.2 Simulation of Non-blocking Assignments -- 15.2 The always and initial Procedural Block -- 15.2.1 Blocking Assignments with Inter-assignment Delays -- 15.2.2 Blocking Assignments with Intra-assignment Delays -- 15.2.3 Non-blocking Assignments with Inter-assignment Delays -- 15.2.4 Non-blocking Assignments with Intra-assignment Delays -- 15.3 Role of Testbenches -- 15.4 Multiple Assignments Within the begin-end -- 15.5 Multiple Assignments Within the fork-join -- 15.6 Display Tasks -- 15.7 Exercises -- 15.8 Summary -- 16 FPGA Architecture and Design Flow -- 16.1 Introduction to PLD -- 16.2 FPGA as Programmable ASIC -- 16.2.1 SRAM Based FPGA -- 16.2.2 Flash Based FPGA -- 16.2.3 Antifuse FPGAS -- 16.2.4 Important FPGA Blocks -- 16.3 FPGA Design Flow -- 16.3.1 Design Entry -- 16.3.2 Design Simulation and Synthesis -- 16.3.3 Design Implementation -- 16.3.4 Device Programming -- 16.4 Logic Realization Using FPGA -- 16.4.1 Configurable Logic Block -- 16.4.2 Input Output Block (IOB) -- 16.4.3 Block RAM. 327 $a16.4.4 Digital Clock Manager (DCM) Block. 608 $aElectronic books. 676 $a621.395 700 $aTaraate$b Vaibbhav$0788080 801 0$bMiAaPQ 801 1$bMiAaPQ 801 2$bMiAaPQ 906 $aBOOK 912 $a9910508440903321 996 $aDigital Logic Design Using Verilog$91756546 997 $aUNINA LEADER 09323nam 22028693a 450 001 9910346837803321 005 20250203235433.0 010 $a9783039210176 010 $a3039210173 024 8 $a10.3390/books978-3-03921-017-6 035 $a(CKB)4920000000095262 035 $a(oapen)https://directory.doabooks.org/handle/20.500.12854/46623 035 $a(ScCtBLL)4ccad16e-fa5a-4971-8605-e72d75126837 035 $a(OCoLC)1163855269 035 $a(oapen)doab46623 035 $a(EXLCZ)994920000000095262 100 $a20250203i20192019 uu 101 0 $aeng 135 $aurmn|---annan 181 $ctxt$2rdacontent 182 $cc$2rdamedia 183 $acr$2rdacarrier 200 00$aEnvironment-Friendly Construction Materials: Volume 3$fInge Hoff, Shaopeng Wu, Serji Amirkhanian, Yue Xiao 210 $cMDPI - Multidisciplinary Digital Publishing Institute$d2019 210 1$aBasel, Switzerland :$cMDPI,$d2019. 215 $a1 electronic resource (270 p.) 311 08$a9783039210169 311 08$a3039210165 330 $aConstruction materials are the most widely used materials for civil infrastructure in our daily lives. However, from an environmental point of view, they consume a huge amount of natural resources and generate the majority of greenhouse gasses. Therefore, many new and novel technologies for designing environmentally friendly construction materials have been developed recently. This Special Issue, "Environment-Friendly Construction Materials", has been proposed and organized as a means to present recent developments in the field of construction materials. It covers a wide range of selected topics on construction materials. 606 $aHistory of engineering and technology$2bicssc 610 $afluorescence spectrum 610 $amicrostructure 610 $aregeneration 610 $asensitivity analysis 610 $aasphalt mixes 610 $alimestone aggregates 610 $abio-oil 610 $aplateau value of dissipated strain energy ratio 610 $adiatomite 610 $awater-leaching pretreatment 610 $afatigue performance 610 $aultra-thin wearing course 610 $arecycling aggregate 610 $adesign optimization 610 $ainduction heating 610 $avibration noise consumption 610 $abitumen 610 $arelaxation 610 $aviscous-elastic temperature 610 $afield evaluation 610 $ahealing agents 610 $atransmittance 610 $aCa-alginate microcapsules 610 $aartificially aged asphalt mixture 610 $asequencing batch Chlorella reactor 610 $awaste concrete 610 $aplant ash lixivium 610 $asteel fiber 610 $aultra-high performance concrete 610 $atitanate coupling agent 610 $aSEM 610 $aself-healing 610 $aphysical properties 610 $aporous pumice 610 $athermal?mechanical properties 610 $aaggregate morphology 610 $aasphalt mortar 610 $aadhesion energy 610 $astyrene?butadiene?styrene (SBS) modified bitumen 610 $awater solute exposure 610 $aemulsified asphalt 610 $ademulsification speed 610 $amineral-asphalt mixtures 610 $aaging processes 610 $aphase change materials 610 $asurface texture 610 $along-term drying shrinkage 610 $acontact angle 610 $aaging depth 610 $aasphalt 610 $acalcium alginate capsules 610 $anitrogen and phosphorus removal 610 $amicro-morphology 610 $arice husk ash 610 $alow-temperature 610 $acement 610 $ahydrophobic nanosilica 610 $aasphalt mixture 610 $athickness combinations 610 $alayered double hydroxide 610 $ainitial self-healing temperature 610 $aenvironmentally friendly construction materials 610 $aepoxidized soybean oil 610 $alimestone 610 $achemical evolutions 610 $atemperature sensitivity characteristics 610 $amicro-surfacing 610 $acement emulsified asphalt mixture 610 $adynamic characteristics 610 $ahigh-strength concrete 610 $aflame retardant 610 $adurability 610 $acreep 610 $adamping 610 $adamage constitutive model 610 $aUltra-High Performance Concrete (UHPC) 610 $agranite aggregate 610 $adiatomite-modified asphalt mixture 610 $ahealing model 610 $aasphalt combustion 610 $afreeze-thaw cycle 610 $aSBS-modified bitumen 610 $aworkability 610 $agraphene 610 $aflow behavior index 610 $afluidity 610 $aparametrization 610 $afatigue property 610 $arankinite 610 $arailway application 610 $acrystallization sensitivity 610 $aaqueous solute compositions 610 $apozzolanic reaction 610 $aself-healing asphalt 610 $arecycled material 610 $aartificial neural network 610 $arheological properties 610 $amolecular dynamic simulation 610 $abuilding envelopes 610 $aaluminum hydroxide 610 $acrumb rubber 610 $aoptimization 610 $aviscoelasticity 610 $abuilding energy conservation 610 $adiffusing 610 $aanti-rutting agent 610 $amolecular bridge 610 $aengineered cementitious composites (ECC) 610 $apavement performance 610 $amorphology 610 $acolloidal structure 610 $ahydrophilic nanosilica 610 $aconstruction materials 610 $aroad engineering 610 $alaboratory evaluation 610 $arejuvenator 610 $afatigue equation 610 $aaggregates 610 $athree-point bending fatigue test 610 $aenergy-based approach 610 $aaggregate from sanitary ceramic wastes 610 $apolyacrylic acid 610 $amastic 610 $aCO2 610 $aspecific surface area 610 $aaggregate image measurement system 610 $asolubilizer 610 $aflexibility 610 $asimplex lattice design 610 $aSBS/CRP-modified bitumen 610 $awater stability 610 $afatigue life 610 $arejuvenating systems 610 $askid-resistance 610 $areclaimed asphalt pavement 610 $arheology 610 $ahydration characteristic 610 $asurface energy 610 $amodified asphalt materials 610 $aasphalt pavement 610 $astripping test 610 $aSOD 610 $atensile stresses 610 $aultraviolet radiation 610 $abasalt fiber 610 $a?blue-shift? 610 $apolyvinyl alcohol 610 $asanitary ceramics 610 $adynamic moduli 610 $aaggregate characteristics 610 $acompound modify 610 $aexpanded graphite 610 $asteel slag 610 $ainduced healing 610 $athermal property 610 $aeffective heating depth 610 $adissipated strain energy 610 $aMDA 610 $amechanical behavior 610 $aplateau value of permanent deformation ratio 610 $along-term field service 610 $acrack healing 610 $adesulphurization gypsum residues 610 $apavement failure 610 $arejuvenation 610 $ainterfacial transition zone 610 $acombination 610 $apolyethylene glycol 610 $aadsorption 610 $atensile strains 610 $acold recycled asphalt mixture 610 $aresistance to deformations 610 $aasphalt-aggregate adhesion 610 $aviscoelastic properties 610 $adamage evolution 610 $acarbonation 610 $amicrowave heating 610 $aamorphous silica 610 $ahigh-modulus asphalt mixture (HMAM) 610 $ahot mix asphalt containing recycled concrete aggregate 610 $amicrofluidic 610 $adynamic responses 610 $aconcrete 610 $aasphalt mastic 610 $acrumb rubber powder 610 $aresponse surface methodology 610 $ananomaterial 610 $aself-compacting concrete (SCC) 610 $arutting factor 610 $aX-ray computed tomography 610 $afiber modification 610 $aoverlay tester 610 $arubber modified asphalt 610 $aageing 610 $aaged bitumen 610 $aaged asphalt 610 $arecycling 610 $adamage characteristics 610 $adynamic tests 610 $apermeation 610 $aageing resistance 615 7$aHistory of engineering and technology 700 $aHoff$b Inge$01354981 702 $aWu$b Shaopeng 702 $aAmirkhanian$b Serji 702 $aXiao$b Yue 801 0$bScCtBLL 801 1$bScCtBLL 906 $aBOOK 912 $a9910346837803321 996 $aEnvironment-Friendly Construction Materials: Volume 3$94318414 997 $aUNINA