LEADER 01390cam0-22004571i-450- 001 990008214840403321 005 20060613112826.0 035 $a000821484 035 $aFED01000821484 035 $a(Aleph)000821484FED01 035 $a000821484 100 $a20051027d1975----km-y0itay50------ba 101 1 $aita$ceng 102 $aIT 105 $ay-------001yy 200 1 $aStoria economica d'Europa$e(1945-1964)$fMichael M. Postan$gtraduzione di Giulio Pietranera 210 $aBari$cLaterza$d1975 215 $aXI, 424 p.$d22 cm 225 1 $aLibri del tempo Laterza$v147 454 0$12001$a<>economic history of Western Europe 1945-1964$923638 610 0 $aEuropa$aStoria economica$a1945- 676 $a330.094 700 1$aPostan,$bM. M.$g$0128215 702 1$aPietranera,$bGiulio 801 0$aIT$bUNINA$gRICA$2UNIMARC 901 $aBK 912 $a990008214840403321 952 $aSE 095.04.10-$b1341$fDECSE 952 $aSE 067.02.31-$b2069$fDECSE 952 $aSE 071.02.35-$b2109$fDECSE 952 $aXV F 73$b1261$fDTE 952 $aF/1.4 POS$b7427/I$fSES 952 $aN0.14$b5020$fDECTS 952 $aPOS330.094A$b044.690$fDECBC 959 $aDECTS 959 $aDECSE 959 $aDTE 959 $aSES 959 $aDECBC 996 $aEconomic history of Western Europe 1945-1964$923638 997 $aUNINA LEADER 07463nam 22008655 450 001 9910484163603321 005 20230406011503.0 010 $a1-280-38568-5 010 $a9786613563606 010 $a3-642-11802-X 024 7 $a10.1007/978-3-642-11802-9 035 $a(CKB)2560000000000994 035 $a(SSID)ssj0000355530 035 $a(PQKBManifestationID)11925329 035 $a(PQKBTitleCode)TC0000355530 035 $a(PQKBWorkID)10340368 035 $a(PQKB)11039532 035 $a(DE-He213)978-3-642-11802-9 035 $a(MiAaPQ)EBC3065054 035 $a(PPN)149059639 035 $a(EXLCZ)992560000000000994 100 $a20100305d2010 u| 0 101 0 $aeng 135 $aurnn|008mamaa 181 $ctxt 182 $cc 183 $acr 200 10$aIntegrated Circuit and System Design: Power and Timing Modeling, Optimization and Simulation $e19th International Workshop, PATMOS 2009, Delft, The Netherlands, September 9-11, 2009, Revised Selected Papers /$fedited by José Monteiro, Rene van Leuken 205 $a1st ed. 2010. 210 1$aBerlin, Heidelberg :$cSpringer Berlin Heidelberg :$cImprint: Springer,$d2010. 215 $a1 online resource (370 p. 234 illus.) 225 1 $aTheoretical Computer Science and General Issues,$x2512-2029 ;$v5953 300 $aBibliographic Level Mode of Issuance: Monograph 311 $a3-642-11801-1 320 $aIncludes bibliographical references and index. 327 $aKeynotes -- Robust Low Power Embedded SRAM Design: From System to Memory Cell -- Variability in Advanced Nanometer Technologies: Challenges and Solutions -- Subthreshold Circuit Design for Ultra-Low-Power Applications -- Special Session -- SystemC AMS Extensions: New Language ? New Methods ? New Applications -- Session 1: Variability & Statistical Timing -- Process Variation Aware Performance Analysis of Asynchronous Circuits Considering Spatial Correlation -- Interpreting SSTA Results with Correlation -- Residue Arithmetic for Variation-Tolerant Design of Multiply-Add Units -- Exponent Monte Carlo for Quick Statistical Circuit Simulation -- Poster Session 1: Circuit Level Techniques -- Clock Repeater Characterization for Jitter-Aware Clock Tree Synthesis -- A Hardware Implementation of the User-Centric Display Energy Management -- On-chip Thermal Modeling Based on SPICE Simulation -- Switching Noise Optimization in the Wake-Up Phase of Leakage-Aware Power Gating Structures -- Session 2: Power Management -- Application-Specific Temperature Reduction Systematic Methodology for 2D and 3D Networks-on-Chip -- Data-Driven Clock Gating for Digital Filters -- Power Management and Its Impact on Power Supply Noise -- Assertive Dynamic Power Management (AsDPM) Strategy for Globally Scheduled RT Multiprocessor Systems -- Session 3: Low Power Circuits & Technology -- Design Optimization of Low-Power 90nm CMOS SOC Application Using 0.5V Bulk PMOS Dynamic-Threshold with Dual Threshold (MTCMOS): BP-DTMOS-DT Technique -- Crosstalk in High-Performance Asynchronous Designs -- Modeling and Reducing EMI in GALS and Synchronous Systems -- Low-Power Dual-Edge Triggered State Retention Scan Flip-Flop -- Poster Session 2: System Level Techniques -- Multi-granularity NoC Simulation Framework for Early Phase Exploration of SDR Hardware Platforms -- Dynamic Data Type Optimization and Memory Assignment Methodologies -- Accelerating Embedded Software Power Profiling Using Run-Time Power Emulation -- Write Invalidation Analysis in Chip Multiprocessors -- Practical Design Space Exploration of an H264 Decoder for Handheld Devices Using a Virtual Platform -- BSAA: A Switching Activity Analysis and Visualisation Tool for SoC Power Optimisation -- Session 4: Power & Timing Optimization Techniques -- Reducing Timing Overhead in Simultaneously Clock-Gated and Power-Gated Designs by Placement-Aware Clustering -- Low Energy Voltage Dithering in Dual V DD Circuits -- Product On-Chip Process Compensation for Low Power and Yield Enhancement -- Session 5: Self-timed Circuits -- Low-Power Soft Error Hardened Latch -- Digital Timing Slack Monitors and Their Specific Insertion Flow for Adaptive Compensation of Variabilities -- Quasi-Delay-Insensitive Computing Device: Methodological Aspects and Practical Implementation -- The Magic Rule of Tiles: Virtual Delay Insensitivity -- Session 6: Low Power Circuit Analysis & Optimization -- Analysis of Power Consumption Using a New Methodology for the Capacitance Modeling of Complex Logic Gates -- A New Methodology for Power-Aware Transistor Sizing: Free Power Recovery (FPR) -- Routing Resistance Influence in Loading Effect on Leakage Analysis -- Session 7: Low Power Design Studies -- Processor Customization for Software Implementation of the AES Algorithm for Wireless Sensor Networks -- An On-Chip Multi-mode Buck DC-DC Converter for Fine-Grain DVS on a Multi-power Domain SoC Using a 65-nm Standard CMOS Logic Process -- Energy Dissipation Reduction of a Cardiac Event Detector in the Sub-V t Domain By Architectural Folding -- A New Optimized High-Speed Low-Power Data-Driven Dynamic (D3L) 32-Bit Kogge-Stone Adder. 330 $aThis book constitutes the thoroughly refereed post-conference proceedings of 19th International Workshop on Power and Timing Modeling, Optimization and Simulation, PATMOS 2009, featuring Integrated Circuit and System Design, held in Delft, The Netherlands during September 9-11, 2009. The 26 revised full papers and 10 revised poster papers presented were carefully reviewed and selected from numerous submissions. The papers are organized in topical sections on variability & statistical timing, circuit level techniques, power management, low power circuits & technology, system level techniques, power & timing optimization techniques, self-timed circuits, low power circuit analysis & optimization, and low power design studies. . 410 0$aTheoretical Computer Science and General Issues,$x2512-2029 ;$v5953 606 $aComputer systems 606 $aComputer programming 606 $aComputer engineering 606 $aComputer networks 606 $aMicroprocessors 606 $aComputer architecture 606 $aComputer simulation 606 $aComputers 606 $aComputer System Implementation 606 $aProgramming Techniques 606 $aComputer Engineering and Networks 606 $aProcessor Architectures 606 $aComputer Modelling 606 $aComputer Hardware 615 0$aComputer systems. 615 0$aComputer programming. 615 0$aComputer engineering. 615 0$aComputer networks. 615 0$aMicroprocessors. 615 0$aComputer architecture. 615 0$aComputer simulation. 615 0$aComputers. 615 14$aComputer System Implementation. 615 24$aProgramming Techniques. 615 24$aComputer Engineering and Networks. 615 24$aProcessor Architectures. 615 24$aComputer Modelling. 615 24$aComputer Hardware. 676 $a621.39/5 686 $aSS 4800$2rvk 702 $aMonteiro$b José$4edt$4http://id.loc.gov/vocabulary/relators/edt 702 $avan Leuken$b Rene$4edt$4http://id.loc.gov/vocabulary/relators/edt 712 12$aPATMOS 2009 906 $aBOOK 912 $a9910484163603321 996 $aIntegrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation$9772134 997 $aUNINA