LEADER 01699nam  2200397   450 
001 9910147054003321
005 20231206041445.0
010   $a0-7381-4811-3
024 7 $a10.1109/IEEESTD.2005.97972
035   $a(CKB)1000000000035319
035   $a(NjHacI)991000000000035319
035   $a(EXLCZ)991000000000035319
100   $a20231206d2005      uy             0
101 0 $aeng
135   $aur|||||||||||
181   $ctxt$2rdacontent
182   $cc$2rdamedia
183   $acr$2rdacarrier
200 10$aIEEE Std 1800-2005 $eIEEE Standard for System Verilog- Unified Hardware Design, Specification, and Verification Language /$fIEEE
210  1$a[Place of publication not identified] :$cIEEE,$d2005.
215   $a1 online resource
311   $a0-7381-4810-5 
330   $aThis standard represents a merger of two previous standards: IEEE 1364-2005 Verilog hardware description language (HDL) and IEEE 1800-2005 SystemVerilog unified hardware design, specification and verification language. The 2005 SystemVerilog standard defines extensions to the 2005 Verilog standard. These two standards were designed to be used as one language. Merging the base Verilog language and the SystemVerilog extensions into a single standard enables users to have all information regarding syntax and semantics in a single document.
517   $a1800-2005 - IEEE Standard for SystemVerilog
517   $aIEEE Std 1800-2005
606   $aHardware
606   $aGraphics
615  0$aHardware.
615  0$aGraphics.
676   $a683
801  0$bNjHacI
801  1$bNjHacl
906   $aDOCUMENT
912   $a9910147054003321
996   $aIEEE Std 1800-2005$93646474
997   $aUNINA