LEADER 01397oam  2200421zu 450 
001 9910142056503321
005 20210807000257.0
010   $a0-7381-1820-6
035   $a(CKB)1000000000035748
035   $a(SSID)ssj0000996542
035   $a(PQKBManifestationID)12452095
035   $a(PQKBTitleCode)TC0000996542
035   $a(PQKBWorkID)10987793
035   $a(PQKB)10375445
035   $a(WaSeSS)IndRDA00077875
035   $a(NjHacI)991000000000035748
035   $a(EXLCZ)991000000000035748
100   $a20160829d1999      uy              
101 0 $aeng
135   $aur|||||||||||
181   $ctxt
182   $cc
183   $acr
200 00$a1999 IEEE Standard for VHDL Register Transfer Level (RTL) Synthesis
210 31$a[Place of publication not identified]$cIEEE$d1999
215   $a1 online resource (73 pages)
300   $aBibliographic Level Mode of Issuance: Monograph
311   $a0-7381-1819-2 
606   $aComputer hardware description languages
606   $aVHDL (Computer hardware description language)$xStandards
615  0$aComputer hardware description languages.
615  0$aVHDL (Computer hardware description language)$xStandards.
676   $a621.392
801  0$bPQKB
906   $aDOCUMENT
912   $a9910142056503321
996   $a1999 IEEE Standard for VHDL Register Transfer Level (RTL) Synthesis$92575261
997   $aUNINA