LEADER 01819oam  2200433zu 450 
001 9910139090603321
005 20241212215903.0
010   $a9781424466504
010   $a1424466504
035   $a(CKB)2560000000009703
035   $a(SSID)ssj0000452711
035   $a(PQKBManifestationID)12169545
035   $a(PQKBTitleCode)TC0000452711
035   $a(PQKBWorkID)10472046
035   $a(PQKB)11633746
035   $a(NjHacI)992560000000009703
035   $a(EXLCZ)992560000000009703
100   $a20160829d2010      uy 
101 0 $aeng
135   $aur|||||||||||
181   $ctxt
182   $cc
183   $acr
200 10$a2010 28th VLSI Test Symposium
210 31$a[Place of publication not identified]$cIEEE$d2010
215   $a1 online resource
300   $aBibliographic Level Mode of Issuance: Monograph
311 08$a9781424466498 
311 08$a1424466490 
330   $aLow-power test aims at reduction of power-induced effects in the circuit under test in order to prevent overtesting. In contrast, noise-aware test attempts to maximize power noise to excite the chip in worst-case situations. Does low-power test potentially lead to test escapes? Will noise-aware test sort out chips which would never fail in their actual operation? What is the right approach, or the right mix of the approaches? Is the academia working on the right problems? This panel brings together experts from academia, semiconductor, EDA and IP industry.
606   $aIntegrated circuits$xVery large scale integration$xTesting$vCongresses
615  0$aIntegrated circuits$xVery large scale integration$xTesting
676   $a621
702   $aIEEE Staff
801  0$bPQKB
906   $aPROCEEDING
912   $a9910139090603321
996   $a2010 28th VLSI Test Symposium$92512205
997   $aUNINA