LEADER 01266nam0 22003011i 450 
001 VAN00039730
005 20240806100410.703
010   $a08-672-0204-1
100   $a20051214d1995       |0itac50      ba
101   $aeng
102   $aUS
105   $a||||    |||||
200 1 $aComputer architecture$epipelined and parallel processor design$fMichael J. Flynn
210   $aSudbury [etc.]$cJones and Bartlett$d1995
215   $aXIX , 788 p.$cill.$d26 cm
500  1$3VAN00249979$aComputer architecture$91423703
620   $dSudbury$3VANL000211
700  1$aFlynn$bMichael J.$3VANV032924$0727526
712   $aJones and Bartlett <editore>$3VANV108439$4650
790  1$aFlynn, M.J.$zFlynn, Michael J.$3VANV062008
790  1$aFlynn, M. J.$zFlynn, Michael J.$3VANV062009
801   $aIT$bSOL$c20240906$gRICA
856 4 $u/sebina/repository/catalogazione/documenti/docE II 125~00820820221205155515.pdf$zdocE II 125~00820820221205155515.pdf
899   $aBIBLIOTECA DEL DIPARTIMENTO DI INGEGNERIA$1IT-CE0100$2VAN05
912   $aVAN00039730
950   $aBIBLIOTECA DEL DIPARTIMENTO DI INGEGNERIA$d05PREST     E 198                               $e05   2583              20051214            
996   $aComputer architecture$91423703
997   $aUNICAMPANIA