1. Record Nr. UNISA996575395803316

Titolo	Behavioural languages . Part 4 Verilog hardware description language / / Institute of Electrical and Electronics Engineers
Pubbl/distr/stampa	New York, New York : , : IEEE, , 2004
ISBN	0-7381-4524-6
Descrizione fisica	1 online resource
Collana	IEEE Std ; ; 1364
Disciplina	621.392
Soggetti	Verilog (Computer hardware description language) VHDL (Computer hardware description language)
Lingua di pubblicazione	Inglese
Formato	Materiale a stampa
Livello bibliografico	Monografia
Sommario/riassunto	The Verilog(R) Hardware Description Language (HDL) is defined in this standard. Verilog HDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. The primary audiences for this standard are the implementors of tools supporting the language and advanced users of the language.