Record Nr.	UNISA996465883203316
Titolo	Reconfigurable Computing: Architectures, Tools and Applications [[electronic resource]]: 5th International Workshop, ARC 2009, Karlsruhe, Germany, March 16-18, 2009, Proceedings / / edited by Jürgen Becker, Roger Woods, Peter Athanas, Fearghal Morgan
Pubbl/distr/stampa	Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2009
ISBN	3-642-00641-8
Edizione	[1st ed. 2009.]
Descrizione fisica	1 online resource (XV, 388 p.)
Collana	Theoretical Computer Science and General Issues, , 2512-2029 ; ; 5453
Disciplina	004
Soggetti	Computers
	Microprocessors
	Computer architecture
	Computer networks
	Electronic digital computers—Evaluation
	Computer systems Computer vision
	Computer Hardware
	Processor Architectures
	Computer Communication Networks
	System Performance and Evaluation
	Computer System Implementation
	Computer Vision
Lingua di pubblicazione	Inglese
Formato	Materiale a stampa
Livello bibliografico	Monografia
Note generali	Bibliographic Level Mode of Issuance: Monograph
Nota di bibliografia	Includes bibliographical references and index.
Nota di contenuto	Keynotes FPGA Design Productivity – A Discussion of the State of the Art and a Research Agenda Resiliency in Elemental Computing The Colour of Embedded Computation Applications 1 A HyperTransport 3 Physical Layer Interface for FPGAs Parametric Design for Reconfigurable Software-Defined Radio Applications 2 Hardware/Software FPGA Architecture for Robotics Applications Reconfigurable Operator Based Multimedia Embedded Processor

1.

	FPGA Security and Bitstream Analysis A Protocol for Secure Remote Updates of FPGA Configurations FPGA Analysis Tool: High-Level Flows for Low-Level Design Analysis in Reconfigurable Computing Fault Tolerant Systems An Efficient and Low-Cost Design Methodology to Improve SRAM-Based FPGA Robustness in Space and Avionics Applications Timing Driven Placement for Fault Tolerant Circuits Implemented on SRAM-Based FPGA Architectures Novel Local Interconnect Architecture for Variable Grain Logic Cell Dynamically Adapted Low Power ASIPs Fast Optical Reconfiguration of a Nine-Context DORGA Place and Route Techniques Heterogeneous Architecture Exploration: Analysis vs. Parameter Sweep On Simplifying Placement and Routing by Extending Coarse-Grained Reconfigurable Arrays with Omega Networks A New Datapath Merging Method for Reconfigurable System Cryptography Optimizing the Control Hierarchy of an ECC Coprocessor Design on an FPGA Based SoC Platform Fully Pipelined Hardware Implementation of 128-Bit SEED Block Cipher Algorithm Improving Throughput of AES-GCM with Pipelined Karatsuba Multipliers on FPGAs Resource Allocation and Scheduling Compiling Techniques for Coarse Grained Runtime Reconfigurable Architectures Online Task Scheduling for the FPGA-Based Partially Reconfigurable Systems Applications 3 Word-Length Optimization and Error Analysis of a Multivariate Gaussian Random Number Generator FPGA-Based Anomalous Trajectory Detection Using SOFM Posters SORU: A Reconfigurable Vector Unit for Adaptable Embedded Systems A Parallel Branching Program Machine for TMR Softocre Processor The Need for Reconfigurable Routers in Networks-on-Chip Transparent Dynamic Reconfiguration as a Service of a System-Level Middleware Optimizing Memory Access Latencies on a Reconfigurable Multimedia Accelerator: A Case of a Turbo Product Codes Decoder Tile-Based Fault Tolerant Approach Using Partial Reconfigurable Multimedia Accelerator Architectures - A Ha
Sommario/riassunto	Carlo Methods on CPU/FPGA Platforms. This book constitutes the refereed proceedings of the 5th International Workshop on Applied Reconfigurable Computing, ARC 2009, held in Karlsruhe, Germany, in March 2009. The 21 full papers and 21 short papers presented together with the abstracts of 3 keynote lectures
	were carefully reviewed and selected from about 100 submissions. The papers are organized in topical sections on FPGA security and bitstream

analysis, fault tolerant systems, architectures, place and route techniques, cryptography, and resource allocation and scheduling, as well as on applications.