

1. Record Nr.	UNISA996465848503316
Titolo	Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation [[electronic resource]] : 15th International Workshop, PATMOS 2005, Leuven, Belgium, September 21-23, 2005, Proceedings // edited by Vassilis Paliouras, Johan Vounckx, Diederik Verkest
Pubbl/distr/stampa	Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2005
Edizione	[1st ed. 2005.]
Descrizione fisica	1 online resource (XVI, 756 p.)
Collana	Programming and Software Engineering ; ; 3728
Disciplina	621.395
Soggetti	Logic design Computer software—Reusability Microprocessors Arithmetic and logic units, Computer Computer-aided engineering Electrical engineering Logic Design Performance and Reliability Processor Architectures Arithmetic and Logic Structures Computer-Aided Engineering (CAD, CAE) and Design Electrical Engineering
Lingua di pubblicazione	Inglese
Formato	Materiale a stampa
Livello bibliografico	Monografia
Note generali	Bibliographic Level Mode of Issuance: Monograph
Nota di bibliografia	Includes bibliographical references and index.
Nota di contenuto	Session 1: Low-Power Processors -- Session 2: Code Optimization for Low-Power -- Session 3: High-Level Design -- Session 4: Telecommunications and Signal Processing -- Session 5: Low-Power Circuits -- Session 6: System-on-Chip Design -- Session 7: Busses and Interconnections -- Session 8: Modeling -- Session 9: Design Automation -- Session 10: Low-Power Techniques -- Session 11: Memory and Register Files -- Poster Session 1: Applications -- Poster

Sommario/riassunto

Welcome to the proceedings of PATMOS 2005, the 15th in a series of international workshops.

PATMOS2005 was organized by IMEC with technical co-sponsorship from the IEEE Circuits and Systems Society. Over the years, PATMOS has evolved into an important European event, where researchers from both industry and academia discuss and investigate the emerging challenges in future and contemporary applications, design methodologies, and tools required for the development of upcoming generations of integrated circuits and systems. The technical program of PATMOS 2005 contained state-of-the-art technical contributions, three invited talks, a special session on hearing-aid design, and an embedded tutorial. The technical program focused on timing, performance and power consumption, as well as architectural aspects with particular emphasis on modeling, design, characterization, analysis and optimization in the nanometer era. The Technical Program Committee, with the assistance of additional expert reviewers, selected the 74 papers to be presented at PATMOS. The papers were divided into 11 technical sessions and 3 poster sessions. As is always the case with the PATMOS workshops, the review process was anonymous, full papers were required, and several reviews were carried out per paper. Beyond the presentations of the papers, the PATMOS technical program was enriched by a series of speeches offered by world class experts, on important emerging research issues of industrial relevance. Prof. Jan Rabaey, Berkeley, USA, gave a talk on "Traveling the Wild Frontier of Ultra Low-Power Design", Dr. Sung Bae Park, Sung, gave a presentation on "DVL (Deep Low Voltage): Circuits and Devices", Prof.