

1. Record Nr.	UNISA996465320203316
Titolo	Algorithm engineering and experimentation : international workshop ALENEX '99, Baltimore, MD, USA, January 15-16, 1999 : selected papers // Michael T. Goodrich, Catherine C. McGeoch (editors)
Pubbl/distr/stampa	Berlin ; ; Heidelberg : , : Springer, , [1999] Â©1999
ISBN	3-540-48518-X
Edizione	[1st ed. 1999.]
Descrizione fisica	1 online resource (VIII, 356 p.)
Collana	Lecture Notes in Computer Science, , 0302-9743 ; ; 1619
Disciplina	005.1
Soggetti	Computer algorithms
Lingua di pubblicazione	Inglese
Formato	Materiale a stampa
Livello bibliografico	Monografia
Note generali	Bibliographic Level Mode of Issuance: Monograph
Nota di bibliografia	Includes bibliographical references and index.
Nota di contenuto	Combinatorial Algorithms -- Efficient Implementation of the WARM-UP Algorithm for the Construction of Length-Restricted Prefix Codes -- Implementing Weighted b-Matching Algorithms: Insights from a Computational Study -- Designing Practical Efficient Algorithms for Symmetric Multiprocessors -- Circular Drawings of Biconnected Graphs -- Heuristics and Experimental Design for Bigraph Crossing Number Minimization -- Binary Space Partitions in Plücker Space -- Practical Point-in-Polygon Tests Using CSG Representations of Polygons -- Software and Applications -- Accessing the Internal Organization of Data Structures in the JDSL Library -- Object-Oriented Design of Graph Oriented Data Structures -- A Case Study on the Cost of Geometric Computing -- Design and Implementation of the Fiduccia-Mattheyses Heuristic for VLSI Netlist Partitioning -- Algorithms for Restoration Planning in a Telecommunications Network -- Computing the $n \times m$ Shortest Paths Efficiently -- Image Watermarking for Copyright Protection -- Algorithms for NP-Hard Problems -- A Self Organizing Bin Packing Heuristic -- Finding the Right Cutting Planes for the TSP -- Obstacle-Avoiding Euclidean Steiner Trees in the Plane: An Exact Algorithm -- Data Structures -- Adaptive Algorithms for Cache-efficient Trie Search -- Fast Priority Queues for Cached Memory -- Efficient Bulk Operations on Dynamic R-trees.
Sommario/riassunto	Symmetric multiprocessors (SMPs) dominate the high-end server

market and are currently the primary candidate for constructing large scale multiprocessor systems. Yet, the design of efficient parallel algorithms for this platform currently poses several challenges. The reason for this is that the rapid progress in microprocessor speed has left main memory access as the primary limitation to SMP performance. Since memory is the bottleneck, simply increasing the number of processors will not necessarily yield better performance. Indeed, memory bus limitations typically limit the size of SMPs to 16 processors. This has at least two implications for the algorithm designer. First, since there are relatively few processors available on an SMP, any parallel algorithm must be competitive with its sequential counterpart with as little as one processor in order to be relevant. Second, for the parallel algorithm to scale with the number of processors, it must be designed with careful attention to minimizing the number and type of main memory accesses. In this paper, we present a computational model for designing efficient algorithms for symmetric multiprocessors. We then use this model to create efficient solutions to two widely different types of problems - linked list precomputations and generalized sorting. Both problems are memory intensive, but in different ways. Whereas generalized sorting algorithms typically require a large number of memory accesses, they are usually to contiguous memory locations. By contrast, precomputation algorithms typically require a more modest quantity of memory accesses, but they are usually to non-contiguous memory locations.
