

| | |
|-------------------------|--|
| 1. Record Nr. | UNISA996279607103316 |
| Titolo | IEEE Std 1012-2016 (Revision of IEEE Std 1012-2012/ Incorporates IEEE Std 1012-2016/Cor1-2017) IEEE Standard for System, Software, and Hardware Verification and Validation - Redline // IEEE |
| Pubbl/distr/stampa | New York : , : IEEE, , 2017 |
| ISBN | 1-5044-4896-0 |
| Descrizione fisica | 1 online resource (465 pages) |
| Collana | IEEE Std ; ; 1012-2016 |
| Disciplina | 005.14 |
| Soggetti | Computer programs - Verification Computer programs - Validation - Standards Computer software - Verification |
| Lingua di pubblicazione | Inglese |
| Formato | Materiale a stampa |
| Livello bibliografico | Monografia |
| Sommario/riassunto | Verification and validation (V&V) processes are used to determine whether the development products of a given activity conform to the requirements of that activity and whether the product satisfies its intended use and user needs. V&V life cycle process requirements are specified for different integrity levels. The scope of V&V processes encompasses systems, software, and hardware, and it includes their interfaces. This standard applies to systems, software, and hardware being developed, maintained, or reused (legacy, commercial off-the-shelf [COTS], non-developmental items). The term software also includes firmware and microcode, and each of the terms system, software, and hardware includes documentation. V&V processes include the analysis, evaluation, review, inspection, assessment, and testing of products. |