

| | | |
|----|--------------------------------|---|
| 1. | Record Nr. | UNICAMPANIASUN0028363 |
| | Autore | Cantone, Gaetana |
| | Titolo | Napoli barocca e Cosimo Fanzago / Gaetana Cantone |
| | Pubbl/distr/stampa | Napoli : Banco di Napoli, 1984 |
| | Descrizione fisica | 468 p. : ill. ; 31 cm. |
| | Disciplina | 720.9 |
| | Soggetti | Fanzago, Cosimo Architettura barocca - Napoli |
| | Lingua di pubblicazione | Italiano |
| | Formato | Materiale a stampa |
| | Livello bibliografico | Monografia |
| 2. | Record Nr. | UNISA996202056803316 |
| | Autore | Becker Jürgen |
| | Titolo | 2007 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2007): Porto Alegre, Brazil - May, 2007 |
| | Pubbl/distr/stampa | [Place of publication not identified] : IEEE Computer Society Press, 2007 |
| | ISBN | 1-5090-8878-4 |
| | Descrizione fisica | 1 online resource (538 pages) |
| | Disciplina | 004 |
| | Soggetti | Computer science Computers - Circuits |
| | Lingua di pubblicazione | Inglese |
| | Formato | Materiale a stampa |
| | Livello bibliografico | Monografia |
| | Note generali | Bibliographic Level Mode of Issuance: Monograph |
| | Sommario/riassunto | ISVLSI 2007 covers a wide variety of topics from system-on-chip and network-on-chip issues to novel technologies and emerging trends. Field Programmable Gate Arrays were used to evaluate new design |

methods but also to integrate and exploit adaptive mechanisms for run-time reconfigurable systems. Design methodologies and CAD tools to enable the optimization of analog and digital chips for electronic systems of the future. Leading scientists and researchers from academia and industry discuss their ideas for technology filling the gap to new solutions for future systems in ISVLSI 2007. Contents: MPSOC; Reconfigurable Systems; Methods for Optimized Placement; VLSI System Design, Methods and Tools; Methods for Low Power Design; Mixed Signal Design; Verification and Test Methodology; Physical Design; SoC Embedded Processing; VLSI Circuits; NoC; IP and Design, System Level Design; Emerging Trends in VLSI.
