

1. Record Nr.	UNISA996201658403316
Autore	Bendix Regina F.
Titolo	Die Konstituierung von Cultural Property : Forschungsperspektiven // Regina Bendix, Kilian Bizer, Stefan Groth (Hg.)
Pubbl/distr/stampa	Universitätsverlag Göttingen, 2010 Göttingen : , : Universitätsverlag Göttingen, , 2010
ISBN	2-8218-7542-8
Descrizione fisica	1 online resource (ii, 320 pages) : illustrations; digital, PDF file(s)
Collana	Göttinger Studien zu Cultural Property ; ; Band 1
Soggetti	Cultural property Cultural property - Protection Cultural property - Protection (International law) World Heritage areas History & Archaeology Archaeology
Lingua di pubblicazione	Tedesco
Formato	Materiale a stampa
Livello bibliografico	Monografia
Note generali	Bibliographic Level Mode of Issuance: Monograph
Nota di bibliografia	Includes bibliographical references.
Sommario/riassunto	Can ownership of culture make sense? The interest in bringing cultural property to the market or preventing it and thereby creating collective or individual, ideological or economic profit is shaped by the strongly divergent conditions that actors find in a postcolonial, late modern world. The interdisciplinary DFG research group on the constitution of cultural property has been shedding light on this question, which has been dealt with in the public eye for a number of years. The research group asks about the constitution of cultural property in the area of tension between cultural, economic, legal and hereby also socio-political discourses. This also necessitates the new collaboration in this focused form of specialists from the cultural and social sciences as well as law and economics. The diversity of disciplinary access to a research area is shown just as clearly in the first results from ongoing research conveyed in this volume, as is the need to bring disciplinary points of view together in a joint effort in order to understand the process of constituting cultural property.

2. Record Nr.	UNISA996199541903316
Titolo	2005 IEEE International High Level Design Validation and Test Workshop
Pubbl/distr/stampa	[Place of publication not identified], : I E E E, 2005
ISBN	1-5090-9725-2
Descrizione fisica	1 online resource (viii, 250 pages) : illustrations
Disciplina	005.14
Soggetti	Computer software - Verification
Lingua di pubblicazione	Inglese
Formato	Materiale a stampa
Livello bibliografico	Monografia
Note generali	Bibliographic Level Mode of Issuance: Monograph
Nota di contenuto	Simulation-based functional test generation for embedded processors, "C. -- Scalable defect mapping and configuration of memory-based nanofabrics,"Chen -- Improvement of fault injection techniques based on VHDL code modification,"J. -- MVP: a mutation-based validation paradigm,"J. -- Establishing latch correspondence for embedded circuits of PowerPC microprocessors,"H. -- Sequential equivalence checking based on k-th invariants and circuit SAT solving,"Feng -- VERISEC: verifying equivalence of sequential circuits using SAT,"M. -- Automated clock inference for stream function-based system level specifications,"J. -- Cosimulation of ITRON-based embedded software with SystemC,"S. -- A software test program generator for verifying system-on-chips,"A. -- Stimulus generation for interface protocol verification using the nondeterministic extended finite state machine model,"Che-Hua -- DVGen: a test generator for the transmeta Efficeon VLIW processor,"K. -- Reuse in system-level stimuli-generation,"Y. -- Harnessing machine learning to improve the success rate of stimuli generation,"S. -- A new simulation-based property checking algorithm based on partitioned alternative search space traversal,"Qingwei -- Validating families of latency insensitive protocols,"S. -- GASIM: a fast Galois field based simulator for functional model,"D. -- Overlap reduction in symbolic system traversal,"P. -- Formal verification of high-level conformance with symbolic simulation,"R. -- A method for generation of GSTE assertion graphs,"E. -- Automatic abstraction refinement for Petri nets verification,"Zhenyu -- An optimum algorithm

for compacting error traces for efficient functional debugging,"Chia-Chih -- Increasing the deducibility in CNF instances for efficient SAT-based bounded model checking,"V. -- B-cubing theory: new possibilities for efficient SAT-solving,"D. -- Multilevel design validation in a secure embedded system,"D. -- Security evaluation against electromagnetic analysis at design time,"Huiyun -- Formal meaning of coverage metrics in simulation-based hardware design verification,"I. -- Advanced analysis techniques for cross-product coverage,"H. -- A proof of correctness for the construction of property monitors,".

---