

1. Record Nr.	UNINA9910483853003321
Titolo	Formal Modeling and Analysis of Timed Systems : Third International Conference, FORMATS 2005, Uppsala, Sweden, September 26-28, 2005, Proceedings / / edited by Paul Pettersson, Wang Yi
Pubbl/distr/stampa	Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2005
Edizione	[1st ed. 2005.]
Descrizione fisica	1 online resource (IX, 305 p.)
Collana	Programming and Software Engineering, , 2945-9168 ; ; 3829
Altri autori (Persone)	PetterssonPaul YiWang
Disciplina	003/.3
Soggetti	Computer science Software engineering Compilers (Computer programs) Computers, Special purpose Computer Science Logic and Foundations of Programming Software Engineering Compilers and Interpreters Special Purpose and Application-Based Systems
Lingua di pubblicazione	Inglese
Formato	Materiale a stampa
Livello bibliografico	Monografia
Note generali	Bibliographic Level Mode of Issuance: Monograph
Nota di bibliografia	Includes bibliographical references and index.
Nota di contenuto	Invited Talk -- Modular Performance Analysis of Distributed Embedded Systems -- Logic and Specification -- Real Time Temporal Logic: Past, Present, Future -- Translating Timed I/O Automata Specifications for Theorem Proving in PVS -- Specification and Refinement of Soft Real-Time Requirements Using Sequence Diagrams -- Times Games and Synthesis -- On Optimal Timed Strategies -- Average Reward Timed Games -- Beyond Liveness: Efficient Parameter Synthesis for Time Bounded Liveness -- Invited Talk -- Verification of Parameterized Timed Systems -- Model Checking -- Model Checking the Time to Reach Agreement -- Diagonal Constraints in Timed Automata: Forward Analysis of Timed Systems -- A New Verification Procedure for Partially Clairvoyant Scheduling -- Invited Talk -- Timing Analysis and Simulation Tools for Real-Time Control -- Hybrid Systems --

Automatic Rectangular Refinement of Affine Hybrid Systems --
Reachability Problems on Extended O-Minimal Hybrid Automata --
Counterexamples for Timed Probabilistic Reachability -- Petri Nets --
Time Supervision of Concurrent Systems Using Symbolic Unfoldings of
Time Petri Nets -- Comparison of the Expressiveness of Timed
Automata and Time Petri Nets -- Semantics -- Quantifying Similarities
Between Timed Systems -- Performance of Pipelined Asynchronous
Systems -- Is Timed Branching Bisimilarity an Equivalence Indeed? --
Semantics and Modelling -- Implementation of Timed Automata: An
Issue of Semantics or Modeling? -- Timed Abstract Non-interference.

Sommario/riassunto

This volume contains the proceedings of FORMATS 2005, the Third International Conference on Formal Modelling and Analysis of Timed Systems, held in Uppsala, Sweden, September 26-28, 2005, in conjunction with ARTIST2 seminar school, September 29-October 2, 2005, on Component Modelling, Testing and Verification, and Static Analysis of Embedded Systems. FORMATS is an annual workshop series initiated in 2003. It is dedicated to the advancement of formal theories, techniques and software tools for modelling and analysis of timed systems. FORMATS 2003 was associated to CONCUR 2003 (International Conference on Concurrency Theory), held in Marseilles, France. FORMATS 2004 was organized in conjunction with FTRTFT (Formal Techniques in Real-Time and Fault Tolerant Systems), Grenoble, France. This year, FORMATS received 43 submissions out of which 19 papers were selected for presentation by the Program Committee. Each of the submitted papers has been reviewed by at least three PC members and their sub-reviewers. The scientific program of FORMATS 2005 contained three invited talks: Lothar Thiele (Modular Performance Analysis of Distributed Embedded Systems), Karl-?Erik Arzen (Timing Analysis and Simulation Tools for Real-Time Control) and Parosh Abdulla (Verification of Parameterised Timed Systems). The 19 selected contributions cover work on semantics and modelling of timed systems, formalisms for modelling and verification including timed automata, hybrid automata, and timed Petri nets, games for verification and synthesis, model checking, case studies and issues related to implementation, security and performance analysis.
