

1. Record Nr.	UNINA990000683450403321
Autore	Gianni, Daria
Titolo	Dimensione MSX / Daria Gianni, Carlo Tognoni
Pubbl/distr/stampa	Milano : Jackson, copyr.1985
ISBN	88.7056.527.0
Descrizione fisica	VI, 96 p. ; 21 cm
Collana	I quaderni Jackson di Personal Computer ; 19
Disciplina	005.365
Locazione	DINST
Collocazione	01 LAB 14
Lingua di pubblicazione	Italiano
Formato	Materiale a stampa
Livello bibliografico	Monografia
Note generali	In sovraccop.: Lo standard MSX

2. Record Nr.	UNINA9910463802103321
Titolo	Networks-on-chip : from implementations to programming paradigms // Sheng Ma [and three others] ; editor-in-chief Zhiying Wang
Pubbl/distr/stampa	Waltham, Massachusetts : , : Morgan Kaufmann, , 2015 ©2015
ISBN	0-12-800979-9 0-12-801178-5
Edizione	[First edition.]
Descrizione fisica	1 online resource (383 p.)
Disciplina	621.381531
Soggetti	Networks on a chip - Design and construction Networks on a chip - Reliability Electronic books.
Lingua di pubblicazione	Inglese
Formato	Materiale a stampa
Livello bibliografico	Monografia
Note generali	Bibliographic Level Mode of Issuance: Monograph
Nota di bibliografia	Includes bibliographical references and index.
Sommario/riassunto	Networks-on-Chip: From Implementations to Programming Paradigms provides a thorough and bottom-up exploration of the whole NoC design space in a coherent and uniform fashion, from low-level router, buffer and topology implementations, to routing and flow control schemes, to co-optimizations of NoC and high-level programming paradigms. This textbook is intended for an advanced course on computer architecture, suitable for graduate students or senior undergrads who want to specialize in the area of computer architecture and Networks-on-Chip. It is also intended for practitioners in the industry in the area of microprocessor design, especially the many-core processor design with a network-on-chip. Graduates can learn many practical and theoretical lessons from this course, and also can be motivated to delve further into the ideas and designs proposed in this book. Industrial engineers can refer to this book to make practical tradeoffs as well. Graduates and engineers who focus on off-chip network design can also refer to this book to achieve deadlock-free routing algorithm designs. Provides thorough and insightful exploration of NoC design space. Description from low-level logic

implementations to co-optimizations of high-level program paradigms and NoCs. The coherent and uniform format offers readers a clear, quick and efficient exploration of NoC design space. Covers many novel and exciting research ideas, which encourage researchers to further delve into these topics. Presents both engineering and theoretical contributions. The detailed description of the router, buffer and topology implementations, comparisons and analysis are of high engineering value.
