Record Nr. UNINA9910299492503321 Autore Mohammad Baker Titolo Embedded memory design for multi-core and systems on chip / / Baker Mohammed Pubbl/distr/stampa New York:,: Springer,, 2014 **ISBN** 1-4614-8881-8 Edizione [1st ed. 2014.] Descrizione fisica 1 online resource (xiii, 95 pages): illustrations (chiefly color) Collana Analog Circuits and Signal Processing, , 1872-082X;; 116 Disciplina 004.22 006.2 Soggetti Embedded computer systems - Design and construction Multiprocessors Computer storage devices Lingua di pubblicazione Inglese **Formato** Materiale a stampa Livello bibliografico Monografia Note generali "ISSN: 1872-082X." "ISSN: 2197-1854 (electronic)." Nota di bibliografia Includes bibliographical references. Nota di contenuto Introduction -- Cache Architecture and Main Blocks -- Embedded Memory Hierarchy -- SRAM Memory Operation and Yield -- Low Power and High Yield SRAM Memory -- Leakage Reduction -- Embedded Memory Verification -- Embedded Memory Design Validation and Design For Test -- Emerging Memory Technology Opportunities and Challenges. Sommario/riassunto This book describes the various tradeoffs systems designers face when designing embedded memory. Readers designing multi-core systems and systems on chip will benefit from the discussion of different topics from memory architecture, array organization, circuit design techniques and design for test. The presentation enables a multidisciplinary approach to chip design, which bridges the gap between the architecture level and circuit level, in order to address yield, reliability and power-related issues for embedded Provides a comprehensive overview of embedded memory. . memory design and associated challenges and choices; . **Explains** tradeoffs and dependencies across different disciplines involved with multi-core and system on chip memory design; . Includes detailed

discussion of memory hierarchy and its impact on energy and

performance; Uses real product examples to demonstrate embedded memory design flow from architecture, to circuit design, design for test and yield analysis.