

- |                         |   |
|-------------------------|---|
| 1. Record Nr.           | UNINA990000881010403321                     |
| Autore                  | Durelli, A. J.                              |
| Titolo                  | Applied Stress Analysis                     |
| Pubbl/distr/stampa      | Englewood : cliffs prentice Hall ing., 1967 |
| Locazione               | IINTC                                       |
| Collocazione            | 03 SPER.0,13                                |
| Lingua di pubblicazione | Inglese                                     |
| Formato                 | Materiale a stampa                          |
| Livello bibliografico   | Monografia                                  |
- 
- |                         |  |
|-------------------------|--|
| 2. Record Nr.           | UNINA9910337645003321  |
| Autore                  | Lee Weng Fook  |
| Titolo                  | Learning from VLSI Design Experience // by Weng Fook Lee   |
| Pubbl/distr/stampa      | Cham : , : Springer International Publishing : , : Imprint : Springer, , 2019  |
| ISBN                    | 3-030-03238-8  |
| Edizione                | [1st ed. 2019.]  |
| Descrizione fisica      | 1 online resource (xxix, 214 pages)  |
| Disciplina              | 621.395  |
| Soggetti                | Electronic circuits<br>Microprocessors<br>Electronics<br>Microelectronics<br>Circuits and Systems<br>Processor Architectures<br>Electronics and Microelectronics, Instrumentation                            |
| Lingua di pubblicazione | Inglese  |
| Formato                 | Materiale a stampa   |
| Livello bibliografico   | Monografia   |
| Nota di contenuto       | Chapter 1. Introduction -- Chapter 2. Design Methodology and Flow -- Chapter 3. Multiple Clock Design -- Chapter 4. Latch Inference -- Chapter 5. Design for Test -- Chapter 6. Signed Verilog -- Chapter 7. |

Sommario/riassunto

This book shares with readers practical design knowledge gained from the author's 24 years of IC design experience. The author addresses issues and challenges faced commonly by IC designers, along with solutions and workarounds. Guidelines are described for tackling issues such as clock domain crossing, using lockup latch to cross clock domains during scan shift, implementation of scan chains across power domain, optimization methods to improve timing, how standard cell libraries can aid in synthesis optimization, BKM (best known method) for RTL coding, test compression, memory BIST, usage of signed Verilog for design requiring +ve and -ve calculations, state machine, code coverage and much more. Numerous figures and examples are provided to aid the reader in understanding the issues and their workarounds. Addresses practical design issues and their workarounds; Discusses issues such as CDC, crossing clock domain in shift, scan chains across power domain, timing optimization, standard cell library influence on synthesis, DFT, code coverage, state machine; Provides readers with an RTL coding guideline, based on real experience.

---