01122nam0-22003851i-450 99000144854040332120171218111156.088-08-09065-5000144854FED01000144854(Aleph)000144854FED0100014485420001205d2000----km-y0itay50------baitaModuli di matematica e statisticaSergio Invernizzi, Maurizio Rinaldi, Andrea SgarroBolognaZanichellic2000xii, 306 p.24 cm+ 1 cd-romStatistica matematica519.5Invernizzi,Sergio62858Rinaldi,MaurizioSgarro,AndreaITUNINARICAUNIMARCBK990001448540403321519.5-INV-1A631SC1519.5-INV-1630SC1519.5-INV-1B632SC1519.5-INV-1D634SC1519.5-INV-1C633SC19-B-41ingr. 25/2017MA1SC1MA1Moduli di matematica e statistica374303UNINA04703nam 22008055 450 991048480970332120251226195319.03-319-20860-810.1007/978-3-319-20860-2(CKB)3710000000436927(SSID)ssj0001558627(PQKBManifestationID)16183751(PQKBTitleCode)TC0001558627(PQKBWorkID)14819556(PQKB)11582947(DE-He213)978-3-319-20860-2(MiAaPQ)EBC6287243(MiAaPQ)EBC5590608(Au-PeEL)EBL5590608(OCoLC)911633969(PPN)186399766(EXLCZ)99371000000043692720150619d2015 u| 0engurnn|008mamaatxtccrReversible Computation 7th International Conference, RC 2015, Grenoble, France, July 16-17, 2015, Proceedings /edited by Jean Krivine, Jean-Bernard Stefani1st ed. 2015.Cham :Springer International Publishing :Imprint: Springer,2015.1 online resource (VIII, 291 p. 90 illus.) Programming and Software Engineering,2945-9168 ;9138Bibliographic Level Mode of Issuance: Monograph3-319-20859-4 Invited Paper -- Moment Semantics for Reversible Rule-Based Systems -- Reversible machines -- A Hierarchy of Fast Reversible Turing Machines -- Real-time methods in reversible computation -- Reversible Ordered Restarting Automata -- Reversible Languages -- Garbage Collection for Reversible Functional Languages -- Reverse Code Generation for Parallel Discrete Event Simulation -- Towards a Domain-Specific Language for Reversible Assembly Sequences -- Design and verification of quantum circuits -- Reversibility in Extended Measurement-based Quantum Computation -- A Fully Fault-Tolerant Representation of Quantum Circuits -- Equational reasoning about quantum protocols -- Design of reversible circuits -- Design and Fabrication of a Microprocessor using Adiabatic CMOS and Bennett Clocking -- Improved Algorithms for Debugging Problems on Erroneous Reversible Circuits -- Ricercar: A Language for Describing and Rewriting Reversible Circuits with Ancillae and its Permutation Semantics -- Circuit Synthesis -- Technology Mapping for Single Target Gate based Circuits using Boolean Functional Decomposition -- Towards Code Optimization for Line-aware HDL-based Synthesis of Reversible Circuits -- Synthesis of Quantum Circuits for Dedicated Physical Machine Descriptions -- Short Papers -- Power-Clock Generator Impact on the Performance of NEM-Based Adiabatic Logic Circuits -- A Cost Metric for the Design of Nearest Neighbor Quantum Circuits at the Reversible Logic Level -- Towards modelling of local reversibility -- Application of Functional Decomposition in Synthesis of Reversible Circuits.This book constitutes the refereed proceedings of the 7th International Conference on Reversible Computation, RC 2015, held in Grenoble, France in July 2015. The 19 papers presented together with 1 invited talk were carefully reviewed and selected from 30 submissions. The Conference on Reversible Computation particularly includes the following topics: reversible machines, reversible languages, design and verification of quantum circuits, design of reversible circuits, and circuit synthesis.Programming and Software Engineering,2945-9168 ;9138Logic designComputer scienceQuantum computersAlgorithmsSoftware engineeringLogic DesignComputer Science Logic and Foundations of ProgrammingQuantum ComputingTheory of ComputationAlgorithmsSoftware EngineeringLogic design.Computer science.Quantum computers.Algorithms.Software engineering.Logic Design.Computer Science Logic and Foundations of Programming.Quantum Computing.Theory of Computation.Algorithms.Software Engineering.004Krivine Jeanedthttp://id.loc.gov/vocabulary/relators/edtStefani Jean-Bernardedthttp://id.loc.gov/vocabulary/relators/edtMiAaPQMiAaPQMiAaPQBOOK9910484809703321Reversible Computation2889238UNINA