| |
|
|
|
|
|
|
|
|
1. |
Record Nr. |
UNISA996466145703316 |
|
|
Titolo |
Computer Aided Verification [[electronic resource] ] : 5th International Conference, CAV'93, Elounda, Greece, June 28 - July 1, 1993. Proceedings / / edited by Costas Courcoubetis |
|
|
|
|
|
|
|
Pubbl/distr/stampa |
|
|
Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 1993 |
|
|
|
|
|
|
|
|
|
ISBN |
|
|
|
|
|
|
Edizione |
[1st ed. 1993.] |
|
|
|
|
|
Descrizione fisica |
|
1 online resource (X, 510 p.) |
|
|
|
|
|
|
Collana |
|
Lecture Notes in Computer Science, , 0302-9743 ; ; 697 |
|
|
|
|
|
|
Disciplina |
|
|
|
|
|
|
Soggetti |
|
Computers |
Computer logic |
Electronics |
Microelectronics |
Software engineering |
Mathematical logic |
Theory of Computation |
Logics and Meanings of Programs |
Electronics and Microelectronics, Instrumentation |
Software Engineering |
Mathematical Logic and Foundations |
|
|
|
|
|
|
|
|
Lingua di pubblicazione |
|
|
|
|
|
|
Formato |
Materiale a stampa |
|
|
|
|
|
Livello bibliografico |
Monografia |
|
|
|
|
|
Note generali |
|
Bibliographic Level Mode of Issuance: Monograph |
|
|
|
|
|
|
Nota di contenuto |
|
Logic synthesis and design verification -- Efficient verification with BDDs using implicitly conjoined invariants -- Parametric circuit representation using inductive Boolean functions -- An iterative approach to language containment -- BDD-Based debugging of designs using language containment and fair CTL -- Reliable hashing without collision detection -- A tool for symbolic program verification and abstraction -- Symbolic equivalence checking -- A decision algorithm for full propositional temporal logic -- Reachability and recurrence in Extended Finite State Machines: Modular Vector Addition Systems -- Automatic generation of network invariants for the verification of iterative sequential systems -- A Graphical Interval Logic |
|
|
|
|
|
|
|
|
|
|
|
toolset for verifying concurrent systems -- Combining model checking and theorem proving to verify parallel processes -- Verification of a multiplier: 64 bits and beyond -- Protocol design for an automated highway system -- Computing accumulated delays in real-time systems -- Reachability analysis of planar multi-linear systems -- An efficient algorithm for minimizing real-time transition systems -- Verification of timing properties of VHDL -- Alternating RQ timed automata -- Timed modal specification — Theory and tools -- A mechanically verified application for a mechanically verified environment -- Verification of real-time systems using PVS -- The formal verification of an algorithm for interactive consistency under a hybrid fault model -- Computer-assisted simulation proofs -- A verifier and timing analyser for simple imperative programs -- Efficient verification of parallel real-time systems -- Delay analysis in synchronous programs -- Verifying quantitative real-time properties of synchronous programs -- A modal logic for message passing processes -- Functionality decomposition by compositional correctness preserving transformation -- On model-checking for fragments of ?-calculus -- On-the-fly verification with stubborn sets -- All from one, one for all: on model checking using representatives -- Verifying timed behavior automata with input/output critical races -- Refining dependencies improves partial-order verification methods (extended abstract) -- Exploiting symmetry in temporal logic model checking -- Symmetry and model checking -- Generation of reduced models for checking fragments of CTL -- A Structural linearization principle for processes. |
|
|
|
|
|
|
Sommario/riassunto |
|
This volume contains the proceedings of the Fifth Conference on Computer-Aided Verfication, held in Crete, Greece, in June/July 1993. The objective of the CAV conferences is to bring together researchers and practitioners interested in the development anduse of methods, tools, and theories for the computer-aided verification of concurrent systems. The conferences provide an opportunity for comparing various verfication methods and tools that can be used to assist the applications designer. Emphasis is placed on new research results and the application of existing methods to real verification problems. The volume contains abstracts of three invited lectures and full versions of 37 contributed papers selected from 84 submissions.The contributions are grouped into sections on hardware verification with BDDs, methods and tools, theorem proving, analysis of real-time systems, process algebras and calculi, partial orders, and exploiting symmetry. |
|
|
|
|
|
|
|
| |