| |
|
|
|
|
|
|
|
|
1. |
Record Nr. |
UNISA996466099703316 |
|
|
Titolo |
Theorem Provers in Circuit Design: Theory, Practice and Experience [[electronic resource] ] : Second International Conference, TPCD '94, Bad Herrenalb, Germany, September 26-28, 1994. Proceedings / / edited by Ramayya Kumar, Thomas Kropf |
|
|
|
|
|
|
|
Pubbl/distr/stampa |
|
|
Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 1995 |
|
|
|
|
|
|
|
|
|
ISBN |
|
|
|
|
|
|
Edizione |
[1st ed. 1995.] |
|
|
|
|
|
Descrizione fisica |
|
1 online resource (VIII, 312 p.) |
|
|
|
|
|
|
Collana |
|
Lecture Notes in Computer Science, , 0302-9743 ; ; 901 |
|
|
|
|
|
|
Disciplina |
|
|
|
|
|
|
Soggetti |
|
Computers |
Electronic circuits |
Mathematical logic |
Artificial intelligence |
Microprogramming |
Electronics |
Microelectronics |
Theory of Computation |
Circuits and Systems |
Mathematical Logic and Formal Languages |
Artificial Intelligence |
Control Structures and Microprogramming |
Electronics and Microelectronics, Instrumentation |
|
|
|
|
|
|
|
|
Lingua di pubblicazione |
|
|
|
|
|
|
Formato |
Materiale a stampa |
|
|
|
|
|
Livello bibliografico |
Monografia |
|
|
|
|
|
Note generali |
|
Bibliographic Level Mode of Issuance: Monograph |
|
|
|
|
|
|
Nota di contenuto |
|
Benchmark-circuits for hardware-verification -- Reasoning about pipelines with structural hazards -- A correctness model for pipelined microprocessors -- Non-restoring integer square root: A case study in design by principled optimization -- An automatic generalization method for the inductive proof of replicated and parallel architectures -- A compositional circuit model and verification by composition -- Exploiting structural similarities in a BDD-based verification method -- |
|
|
|
|
|
|
|
|
|
|
|
Studies of the single pulser in various reasoning systems -- Mechanized verification of speed-independence -- Automatic correctness proof of the implementation of synchronous sequential circuits using an algebraic approach -- Mechanized verification of refinement -- Effective theorem proving for hardware verification -- A formal framework for high level synthesis -- Tutorial on design verification with synchronized transitions -- A tutorial on using PVS for hardware verification -- A reduced instruction set proof environment -- Quantitative evaluation of formal based synthesis in ASIC design -- Formal verification of characteristic properties -- Extending formal reasoning with support for hardware diagrams. |
|
|
|
|
|
|
Sommario/riassunto |
|
This volume presents the proceedings of the Second International Conference on Theorem Provers in Circuit Design (TPCD '94) jointly organized by the Forschungszentrum Informatik (University of Karlsruhe) and IFIP Working Group 10.2 in Bad Herrenalb, Germany in September 1994. The 19 papers included are thoroughly revised versions of the submissions selected for presentation at the conference and address all current aspects of theorem provers in circuit design. Particular emphasis is given to benchmark-circuits for hardware verification; tutorials on two popular theorem provers are included. |
|
|
|
|
|
|
|
| |