| |
|
|
|
|
|
|
|
|
1. |
Record Nr. |
UNISA996466041503316 |
|
|
Titolo |
Architecture of Computing Systems - ARCS 2011 [[electronic resource] ] : 24th International Conference, Lake Como, Italy, February 24-25, 2011. Proceedings / / edited by Mladen Berekovic, William Fornaciari, Uwe Brinkschulte, Cristina Silvano |
|
|
|
|
|
|
|
Pubbl/distr/stampa |
|
|
Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2011 |
|
|
|
|
|
|
|
|
|
ISBN |
|
|
|
|
|
|
Edizione |
[1st ed. 2011.] |
|
|
|
|
|
Descrizione fisica |
|
1 online resource (XIII, 271 p. 114 illus., 60 illus. in color.) |
|
|
|
|
|
|
Collana |
|
Theoretical Computer Science and General Issues, , 2512-2029 ; ; 6566 |
|
|
|
|
|
|
Disciplina |
|
|
|
|
|
|
Soggetti |
|
Computer networks |
Computer systems |
Operating systems (Computers) |
Software engineering |
Application software |
Information storage and retrieval systems |
Computer Communication Networks |
Computer System Implementation |
Operating Systems |
Software Engineering |
Computer and Information Systems Applications |
Information Storage and Retrieval |
Kongress. |
Como <2011> |
|
|
|
|
|
|
|
|
Lingua di pubblicazione |
|
|
|
|
|
|
Formato |
Materiale a stampa |
|
|
|
|
|
Livello bibliografico |
Monografia |
|
|
|
|
|
Note generali |
|
Bibliographic Level Mode of Issuance: Monograph |
|
|
|
|
|
|
Nota di bibliografia |
|
Includes bibliographical references and index. |
|
|
|
|
|
|
Sommario/riassunto |
|
This book constitutes the refereed proceedings of the 24th International Conference on Architecture of Computing Systems, ARCS 2011, held in Lake Como, Italy, in February 2011. The 22 revised full papers presented in seven technical sessions were carefully reviewed and selected from 62 submissions. The papers are organized in topical |
|
|
|
|
|
|
|
|
|
|
sections on customization and application specific accelerators; multi/many-core architectures; adaptive system architectures; processor architectures; memory architectures optimization; organic and autonomic computing; network-on-chip architectures. |
|
|
|
|
|
| |