| |
|
|
|
|
|
|
|
|
1. |
Record Nr. |
UNISA996397842603316 |
|
|
Titolo |
Master Broughtons letters [[electronic resource] ] : especially his last pamphlet to and against the Lord Archbishop of Canterbury, about Sheol and Hades, for the descent into hell, answered in their kind |
|
|
|
|
|
|
|
Pubbl/distr/stampa |
|
|
London, : Imprinted by [F. Kingston for] Iohn Wolfe, 1560 [i.e. 1600] |
|
|
|
|
|
|
|
Descrizione fisica |
|
|
|
|
|
|
Lingua di pubblicazione |
|
|
|
|
|
|
Formato |
Materiale a stampa |
|
|
|
|
|
Livello bibliografico |
Monografia |
|
|
|
|
|
Note generali |
|
A variant of the edition with the correct imprint date (1600) on the title page (STC 3865). |
Printer's name from STC. |
The last leaf is blank. |
Running title reads: An answer fitting Broughtons slaunderous letters. |
Signatures: A-F⁴--Cf. STC. |
Imperfect; pages 41-42 lacking and much stained; imperfect as filmed--lacking A2v-A3r. |
Reproduction of the original in the British Library. |
|
|
|
|
|
|
|
|
Sommario/riassunto |
|
|
|
|
|
|
|
|
|
|
|
|
|
2. |
Record Nr. |
UNINA9910700234303321 |
|
|
Autore |
Cooper D. A (David A.) |
|
|
Titolo |
Symmetric key injection onto smart cards [[electronic resource] /] / David A. Cooper, William I. MacGregor |
|
|
|
|
|
|
|
Pubbl/distr/stampa |
|
|
Gaithersburg, MD : , : U.S. Dept. of Commerce, National Institute of Standards and Technology, , [2008] |
|
|
|
|
|
|
|
|
|
Descrizione fisica |
|
1 online resource (20 unnumbered pages) |
|
|
|
|
|
|
Collana |
|
NISTIR 7539 |
Computer security |
|
|
|
|
|
|
|
|
Altri autori (Persone) |
|
|
|
|
|
|
Soggetti |
|
Smart cards |
Symmetric functions - Standards |
Data encryption (Computer science) - Standards |
|
|
|
|
|
|
|
|
Lingua di pubblicazione |
|
|
|
|
|
|
Formato |
Materiale a stampa |
|
|
|
|
|
Livello bibliografico |
Monografia |
|
|
|
|
|
Note generali |
|
Title from PDF title screen (NIST, viewed Mar. 31, 2011). |
"December 2008." |
|
|
|
|
|
|
|
|
Nota di bibliografia |
|
Includes bibliographical references. |
|
|
|
|
|
|
|
|
|
|
|
|
|
3. |
Record Nr. |
UNISA996279339503316 |
|
|
Titolo |
Delay and Power Calculation Standards . Part 3, Standard Delay Format (SDF) for the Electronic Design Process / / IEEE |
|
|
|
|
|
|
|
Pubbl/distr/stampa |
|
|
Piscataway, NJ : , : IEEE, , 2004 |
|
|
|
|
|
|
|
ISBN |
|
|
|
|
|
|
Edizione |
[IEC 61523-3 First edition 2004-09 IEEE 1497.] |
|
|
|
|
|
Descrizione fisica |
|
1 online resource (14 pages) |
|
|
|
|
|
|
Collana |
|
|
|
|
|
|
Disciplina |
|
|
|
|
|
|
Soggetti |
|
Automatic timers |
Timing circuits |
Electric standards |
|
|
|
|
|
|
|
|
Lingua di pubblicazione |
|
|
|
|
|
|
Formato |
Materiale a stampa |
|
|
|
|
|
Livello bibliografico |
Monografia |
|
|
|
|
|
Sommario/riassunto |
|
The Standard Delay Format (SDF) is defined in this standard. SDF is a textual file format for representing the delay and timing information of electronic systems. While both human and machine readable, in its most common usage it will be machine written and machine read in support of timing analysis and verification tools, and of other tools requiring delay and timing information. The primary audience for this standard is the implementers of tools supporting the format, but anyone with a need to understand the formats contents will find it useful. |
|
|
|
|
|
|
|
| |