|
|
|
|
|
|
|
|
1. |
Record Nr. |
UNINA9911103545803321 |
|
|
Titolo |
Software engineering [[electronic resource] ] . Volume I Coins III : proceedings of the Third Symposium on Computer and Information Sciences held in Miami Beach, Florida, December, 1969 / / edited by Julius T. Tou |
|
|
|
|
|
|
|
Pubbl/distr/stampa |
|
|
New York, : Academic Press, 1970 |
|
|
|
|
|
|
|
ISBN |
|
|
|
|
|
|
Edizione |
[1st ed.] |
|
|
|
|
|
Descrizione fisica |
|
1 online resource (288 p.) |
|
|
|
|
|
|
Altri autori (Persone) |
|
|
|
|
|
|
Disciplina |
|
|
|
|
|
|
Soggetti |
|
Electronic digital computers |
Programming languages (Electronic computers) |
Information storage and retrieval systems |
Artificial intelligence |
|
|
|
|
|
|
|
|
Lingua di pubblicazione |
|
|
|
|
|
|
Formato |
Materiale a stampa |
|
|
|
|
|
Livello bibliografico |
Monografia |
|
|
|
|
|
Note generali |
|
Description based upon print version of record. |
|
|
|
|
|
|
Nota di bibliografia |
|
Includes bibliographical references and index. |
|
|
|
|
|
|
Nota di contenuto |
|
Front Cover; Software Engineering; Copyright Page; Table of Contents; List of Contributors to VoIume I; Preface; Acknowledgments; The Challenge for the 1970's in Information Retrieval; Contents of Volume 2; List of Contributors to Volume 2; Chapter 1. Software Engineering-A New Profession; Chapter 2. Ideas for Computer Systems Organization: A Personal Survey; I. Introduction; II. Partitioning of Storage Space; III. Partitioning of Processing Time; IV. A Machine Language for Expressions and Procedures; V. Structured Programming: The Elimination of Branches; VI. Iteration and Vector Programming |
VII. Program Definable Storage Mappings VIII. Final Comments; References; Chapter 3. A Virtual Processor for Real Time Operation; I. Introduction; II. Storage Organization; III. User Control; IV. Creation of Processes; V. Activation of Processes; VI. Interprocess Communication; VII. The File Store; VIII. Input/Output; IX. Summary; X. Conclusions; References; Chapter 4. Architecture of the B-6500; I. Introduction; II. Design Team; III. Design Principles; IV. Significant Architectural Features of B-6500; V. Conclusion; References |
Chapter 5. The Use and Performance of Memory Hierarchies: A Survey I. Introduction; II. Page Fault Rate; III. Multiprogramming; IV. Average |
|
|
|
|