|
|
|
|
|
|
|
|
1. |
Record Nr. |
UNINA9910958714303321 |
|
|
Autore |
Onur Topaloglu Rasit |
|
|
Titolo |
Recent topics on modeling of semiconductor processes, devices, and circuits / / by Rasit Onur Topaloglu and Peng Li |
|
|
|
|
|
|
|
Pubbl/distr/stampa |
|
|
Hilversum, The Netherlands, : Bentham Science Publishers, 2011 |
|
|
|
|
|
|
|
ISBN |
|
|
|
|
|
|
|
|
Edizione |
[1st ed.] |
|
|
|
|
|
Descrizione fisica |
|
1 online resource (200 p.) |
|
|
|
|
|
|
Altri autori (Persone) |
|
|
|
|
|
|
Disciplina |
|
|
|
|
|
|
Soggetti |
|
Semiconductors |
Electrical engineering - Materials |
|
|
|
|
|
|
|
|
Lingua di pubblicazione |
|
|
|
|
|
|
Formato |
Materiale a stampa |
|
|
|
|
|
Livello bibliografico |
Monografia |
|
|
|
|
|
Note generali |
|
Description based upon print version of record. |
|
|
|
|
|
|
Nota di bibliografia |
|
Includes bibliographical references and index. |
|
|
|
|
|
|
Nota di contenuto |
|
00 Title.pdf; 01 Cover Page; 02 eBooks End User License Agreement-Website; 03 Dedication; 04 Contents; 05 Foreword; 06 Preface; 07 List of Contributors; 08 Acknowledgement; 09 Chapter 01; 10 Chapter 02; 11 Chapter 03; 12 Chapter 04; 13 Chapter 05; 14 Chapter 06; 15 Chapter 07; 16 Chapter 08; 17 Index 03 |
|
|
|
|
|
|
|
|
Sommario/riassunto |
|
The last couple of years have been very busy for the semiconductor industry and researchers. The rapid speed of production channel length reduction has brought lithographic challenges to semiconductor modeling. These include stress optimization, transistor reliability and efficient circuit design with respect to interconnects, power and leakage at the chip level. This e-book focuses on the latest semiconductor techniques devised to address these issues. It should be a useful resource for electronic engineers and semiconductor chip designers. |
|
|
|
|
|
|
|