| |
|
|
|
|
|
|
|
|
1. |
Record Nr. |
UNINA9910865240903321 |
|
|
Autore |
Tehranipoor Mohammad H. <1974-> |
|
|
Titolo |
Hardware Security : A Look into the Future / / by Mark Tehranipoor, Kimia Zamiri Azar, Navid Asadizanjani, Fahim Rahman, Hadi Mardani Kamali, Farimah Farahmandi |
|
|
|
|
|
|
|
Pubbl/distr/stampa |
|
|
Cham : , : Springer Nature Switzerland : , : Imprint : Springer, , 2024 |
|
|
|
|
|
|
|
ISBN |
|
|
|
|
|
|
Edizione |
[1st ed. 2024.] |
|
|
|
|
|
Descrizione fisica |
|
1 online resource (0 pages) |
|
|
|
|
|
|
Altri autori (Persone) |
|
Zamiri AzarKimia |
AsadizanjaniNavid |
RahmanFahim |
Mardani KamaliHadi |
FarahmandiFarimah |
|
|
|
|
|
|
|
|
Disciplina |
|
|
|
|
|
|
Soggetti |
|
Electronic circuit design |
Computers |
Embedded computer systems |
Electronics |
Electronics Design and Verification |
Computer Hardware |
Embedded Systems |
Electronics and Microelectronics, Instrumentation |
|
|
|
|
|
|
|
|
Lingua di pubblicazione |
|
|
|
|
|
|
Formato |
Materiale a stampa |
|
|
|
|
|
Livello bibliografico |
Monografia |
|
|
|
|
|
Nota di contenuto |
|
Chapter 1 Quantifiable Assurance in Hardware -- Chapter 2 Advances in Logic Locking -- Chapter 3 Rethinking Hardware Watermark -- Chapter 4 SoC Security Verification using Fuzz, Penetration, and AI Testing -- Chapter 5 Runtime SoC Security Validation -- Chapter 6 Large Language Models for SoC Security -- Chapter 7 Power Side-channel Evaluation in Post-Quantum Cryptography -- Chapter 8 Digital Twin for Secure Semiconductor Lifecycle Management -- Chapter 9 Secure Physical Design -- Chapter 10 Secure Heterogeneous Integration -- Chapter 11 Materials for Hardware Security. |
|
|
|
|
|
|
|
|
Sommario/riassunto |
|
This book provides a look into the future of hardware and |
|
|
|
|
|
|
|
|
|
|
microelectronics security, with an emphasis on potential directions in security-aware design, security verification and validation, building trusted execution environments, and physical assurance. The book emphasizes some critical questions that must be answered in the domain of hardware and microelectronics security in the next 5-10 years: (i) The notion of security must be migrated from IP-level to system-level; (ii) What would be the future of IP and IC protection against emerging threats; (iii) How security solutions could be migrated/expanded from SoC-level to SiP-level; (iv) the advances in power side-channel analysis with emphasis on post-quantum cryptography algorithms; (v) how to enable digital twin for secure semiconductor lifecycle management; and (vi) how physical assurance will look like with considerations of emerging technologies. The main aim of this book is to serve as a comprehensive and concise roadmap for new learners and educators navigating the evolving research directions in the domain of hardware and microelectronic securities. Overall, throughout 11 chapters, the book provides numerous frameworks, countermeasures, security evaluations, and roadmaps for the future of hardware security. Discusses the future of hardware and microelectronics security, the risks, challenges and potential countermeasures; Describes a physical design roadmap, incorporating emerging technologies into security solutions; Uses security-related metrics to explain how assurance can be quantified, from IP to security levels. . |
|
|
|
|
|
| |