| |
|
|
|
|
|
|
|
|
1. |
Record Nr. |
UNINA9910845488603321 |
|
|
Autore |
Pieper Pascal |
|
|
Titolo |
Formal and Practical Techniques for the Complex System Design Process using Virtual Prototypes [[electronic resource] ] : Better Early than Never / / by Pascal Pieper, Rolf Drechsler |
|
|
|
|
|
|
|
Pubbl/distr/stampa |
|
|
Cham : , : Springer Nature Switzerland : , : Imprint : Springer, , 2024 |
|
|
|
|
|
|
|
ISBN |
|
|
|
|
|
|
Edizione |
[1st ed. 2024.] |
|
|
|
|
|
Descrizione fisica |
|
1 online resource (190 pages) |
|
|
|
|
|
|
Altri autori (Persone) |
|
|
|
|
|
|
Disciplina |
|
|
|
|
|
|
Soggetti |
|
Embedded computer systems |
Electronic circuit design |
Electronics |
Embedded Systems |
Electronics Design and Verification |
Electronics and Microelectronics, Instrumentation |
|
|
|
|
|
|
|
|
Lingua di pubblicazione |
|
|
|
|
|
|
Formato |
Materiale a stampa |
|
|
|
|
|
Livello bibliografico |
Monografia |
|
|
|
|
|
Nota di contenuto |
|
Introduction -- Preliminaries -- Hardware and Environment Modeling -- Verification -- Conclusion and Future Work. |
|
|
|
|
|
|
|
|
Sommario/riassunto |
|
This book deals with formal and practical approaches for early fast modeling and verification of complex digital processor hardware and software using SystemC-based virtual prototypes. As a special focus, modeling approaches of instruction-level behavior of System-on-Chips and the connected off-chip digital devices are addressed. Featured verification approaches are based on symbolic execution of simulated hardware devices or on classical discrete execution of the whole system with dynamic data flow tracking. The approaches are accompanied by Case-Studies that develop and build on top of an open-source RISC-V SoC simulation. In Particular, this book: Discusses modeling, simulation and verification for complex digital system design, based on RISC-V case-studies; Presents established and novel techniques to model and verify HW/SW designs with a Virtual Prototype-based design flow; Focuses on early and approachable design space exploration of complex SoC designs for accelerated, low-risk development. |
|
|
|
|
|
|
|
| |