|
|
|
|
|
|
|
|
1. |
Record Nr. |
UNINA9910828815603321 |
|
|
Autore |
Harris David Money |
|
|
Titolo |
Digital design and computer architecture / / David Money Harris, Sarah L. Harris |
|
|
|
|
|
|
|
Pubbl/distr/stampa |
|
|
Amsterdam ; ; Boston, : Morgan Kaufmann Publishers, c2007 |
|
|
|
|
|
|
|
ISBN |
|
1-281-22726-9 |
9786611227265 |
0-08-054706-0 |
|
|
|
|
|
|
|
|
Edizione |
[1st ed.] |
|
|
|
|
|
Descrizione fisica |
|
1 online resource (593 p.) |
|
|
|
|
|
|
Altri autori (Persone) |
|
|
|
|
|
|
Disciplina |
|
|
|
|
|
|
Soggetti |
|
Digital electronics |
Logic design |
Computer architecture |
|
|
|
|
|
|
|
|
Lingua di pubblicazione |
|
|
|
|
|
|
Formato |
Materiale a stampa |
|
|
|
|
|
Livello bibliografico |
Monografia |
|
|
|
|
|
Note generali |
|
Description based upon print version of record. |
|
|
|
|
|
|
Nota di bibliografia |
|
Includes bibliographical references (p. 555-556) and index. |
|
|
|
|
|
|
Nota di contenuto |
|
Front cover; In Praise of Digital Design and Computer Architecture; About the Authors; Title page; Copyright page; Table of contents; Preface; FEATURES; ONLINE SUPPLEMENTS; HOW TO USE THE SOFTWARE TOOLS IN A COURSE; Xilinx ISE WebPACK; Synplify Pro; PCSPIM; LABS; BUGS; ACKNOWLEDGMENTS; Chapter 1 From Zero to One; 1.1 THE GAME PLAN; 1.2 THE ART OF MANAGING COMPLEXITY; 1.2.1 Abstraction; 1.2.2 Discipline; 1.2.3 The Three -Y's; 1.3 THE DIGITAL ABSTRACTION; 1.4 NUMBER SYSTEMS; 1.4.1 Decimal Numbers; 1.4.2 Binary Numbers; 1.4.3 Hexadecimal Numbers; 1.4.4 Bytes, Nibbles, and All That Jazz |
1.4.5 Binary Addition1.4.6 Signed Binary Numbers; 1.5 LOGIC GATES; 1.5.1 NOT Gate; 1.5.2 Buffer; 1.5.3 AND Gate; 1.5.4 OR Gate; 1.5.5 Other Two-Input Gates; 1.5.6 Multiple-Input Gates; 1.6 BENEATH THE DIGITAL ABSTRACTION; 1.6.1 Supply Voltage; 1.6.2 Logic Levels; 1.6.3 Noise Margins; 1.6.4 DC Transfer Characteristics; 1.6.5 The Static Discipline; 1.7 CMOS TRANSISTORS; 1.7.1 Semiconductors; 1.7.2 Diodes; 1.7.3 Capacitors; 1.7.4 nMOS and pMOS Transistors; 1.7.5 CMOS NOT Gate; 1.7.6 Other CMOS Logic Gates; 1.7.7 Transmission Gates; 1.7.8 Pseudo-nMOS Logic; 1.8 POWER CONSUMPTION |
|
|
|
|