| |
|
|
|
|
|
|
|
|
1. |
Record Nr. |
UNISA996396619303316 |
|
|
Autore |
Alleine Joseph <1634-1668.> |
|
|
Titolo |
An alarme to unconverted sinners [[electronic resource] ] : in a serious treatise shewing I. What conversion is not, and correcting some mistakes about it, II. What conversion is, and wherein it consisteth, III. The necessity of conversion, IV. The marks of the unconverted, V. The miseries of the unconverted, VI. Directions for conversion, VII. Motives to conversion whereunto are annexed divers practical cases of conscience judiciously resolved / / by Joseph Alleine, late minister of the gospel at Taunton in Somersetshire |
|
|
|
|
|
|
|
Pubbl/distr/stampa |
|
|
London, : Printed for Tho. Parkhurst, 1691 |
|
|
|
|
|
|
|
Descrizione fisica |
|
|
|
|
|
|
Altri autori (Persone) |
|
R. A <1611-1681.> (Richard Alleine) |
BaxterRichard <1615-1691.> |
|
|
|
|
|
|
|
|
Soggetti |
|
|
|
|
|
|
|
|
Lingua di pubblicazione |
|
|
|
|
|
|
Formato |
Materiale a stampa |
|
|
|
|
|
Livello bibliografico |
Monografia |
|
|
|
|
|
Note generali |
|
"Epistle to the unconverted reader" signed by Richard Baxter and Richard Alleine. |
Imperfect: title page creased and torn ; pages tightly bound and have faded print. |
Publisher's catalog at 3 p. at end. |
Reproduction of original in: British Library. |
|
|
|
|
|
|
|
|
Sommario/riassunto |
|
|
|
|
|
|
|
|
|
|
|
|
|
2. |
Record Nr. |
UNINA9910678534803321 |
|
|
Titolo |
Ingénierie des systèmes d'information : ISI |
|
|
|
|
|
Pubbl/distr/stampa |
|
|
Cachan : , : Hermès-Lavoisier |
|
Cachan : , : Lavoisier |
|
Edmonton, AB, Canada : , : IIETA |
|
|
|
|
|
|
|
|
|
ISSN |
|
|
|
|
|
|
Descrizione fisica |
|
|
|
|
|
|
Classificazione |
|
|
|
|
|
|
|
|
Disciplina |
|
|
|
|
|
|
Lingua di pubblicazione |
|
|
|
|
|
|
Formato |
Materiale a stampa |
|
|
|
|
|
Livello bibliografico |
Periodico |
|
|
|
|
|
Note generali |
|
|
|
|
|
|
|
|
|
|
|
|
|
3. |
Record Nr. |
UNINA9910768476203321 |
|
|
Titolo |
Formal Methods for Hardware Verification : 6th International School on Formal Methods for the Design of Computer, Communication, and Software Systems, SFM 2006, Bertinoro, Italy, May 22-27, 2006, Advances Lectures / / edited by Marco Bernardo, Alessandro Cimatti |
|
|
|
|
|
|
|
Pubbl/distr/stampa |
|
|
Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2006 |
|
|
|
|
|
|
|
|
|
ISBN |
|
|
|
|
|
|
Edizione |
[1st ed. 2006.] |
|
|
|
|
|
Descrizione fisica |
|
1 online resource (VIII, 244 p.) |
|
|
|
|
|
|
Collana |
|
Programming and Software Engineering, , 2945-9168 ; ; 3965 |
|
|
|
|
|
|
Altri autori (Persone) |
|
CimattiAlessandro |
BernardoMarco |
|
|
|
|
|
|
|
|
Disciplina |
|
|
|
|
|
|
Soggetti |
|
Computer science |
Software engineering |
Compilers (Computer programs) |
Computers, Special purpose |
Computer networks |
Theory of Computation |
Software Engineering |
Compilers and Interpreters |
Computer Science Logic and Foundations of Programming |
Special Purpose and Application-Based Systems |
Computer Communication Networks |
|
|
|
|
|
|
|
|
Lingua di pubblicazione |
|
|
|
|
|
|
Formato |
Materiale a stampa |
|
|
|
|
|
Livello bibliografico |
Monografia |
|
|
|
|
|
Note generali |
|
Bibliographic Level Mode of Issuance: Monograph |
|
|
|
|
|
|
Nota di bibliografia |
|
Includes bibliographical references and index. |
|
|
|
|
|
|
Nota di contenuto |
|
Hardware Design and Simulation for Verification -- Automatic Test Pattern Generation -- An Introduction to Symbolic Trajectory Evaluation -- BDD-Based Hardware Verification -- SAT-Based Verification Methods and Applications in Hardware Verification -- Building Efficient Decision Procedures on Top of SAT Solvers -- Refinement and Theorem Proving -- Floating-Point Verification Using Theorem Proving. |
|
|
|
|
|
|
|
|
Sommario/riassunto |
|
This book presents 8 papers accompanying the lectures of leading researchers given at the 6th edition of the International School on |
|
|
|
|
|
|
|
|
|
|
Formal Methods for the Design of Computer, Communication and Software Systems (SFM 2006). SFM 2006 was devoted to formal techniques for hardware verification and covers several aspects of the hardware design process, including hardware design languages and simulation, property specification formalisms, automatic test pattern generation, symbolic trajectory evaluation, and more. |
|
|
|
|
|
| |