|
|
|
|
|
|
|
|
1. |
Record Nr. |
UNINA9910456081903321 |
|
|
Titolo |
Embedded hardware [[electronic resource] /] / Jack Ganssle ... [et al.] |
|
|
|
|
|
Pubbl/distr/stampa |
|
|
Amsterdam ; ; Boston, : Elsevier/Newnes, c2008 |
|
|
|
|
|
|
|
ISBN |
|
1-281-77201-1 |
9786611772017 |
0-08-056074-1 |
|
|
|
|
|
|
|
|
Descrizione fisica |
|
1 online resource (537 p.) |
|
|
|
|
|
|
Collana |
|
Newnes know it all series |
|
|
|
|
|
|
Altri autori (Persone) |
|
|
|
|
|
|
Disciplina |
|
|
|
|
|
|
Soggetti |
|
Embedded computer systems |
Electronic books. |
|
|
|
|
|
|
|
|
Lingua di pubblicazione |
|
|
|
|
|
|
Formato |
Materiale a stampa |
|
|
|
|
|
Livello bibliografico |
Monografia |
|
|
|
|
|
Note generali |
|
Description based upon print version of record. |
|
|
|
|
|
|
Nota di bibliografia |
|
Includes bibliographical references and index. |
|
|
|
|
|
|
Nota di contenuto |
|
Front Cover; Embedded Hardware; Copyright Page; Contents; About the Authors; Chapter 1 Embedded Hardware Basics; 1.1 Lesson One on Hardware: Reading Schematics; 1.2 The Embedded Board and the von Neumann Model; 1.3 Powering the Hardware; 1.3.1 A Quick Comment on Analog Vs. Digital Signals; 1.4 Basic Electronics; 1.4.1 DC Circuits; 1.4.2 AC Circuits; 1.4.3 Active Devices; 1.5 Putting It Together: A Power Supply; 1.5.1 The Scope; 1.5.2 Controls; 1.5.3 Probes; Endnotes; Chapter 2 Logic Circuits; 2.1 Coding; 2.1.1 BCD; 2.2 Combinatorial Logic; 2.2.1 NOT Gate; 2.2.2 AND and NAND Gates |
2.2.3 OR and NOR Gates2.2.4 XOR; 2.2.5 Circuits; 2.2.6 Tristate Devices; 2.3 Sequential Logic; 2.3.1 Logic Wrap-Up; 2.4 Putting It All Together: The Integrated Circuit; Endnotes; Chapter 3 Embedded Processors; 3.1 Introduction; 3.2 ISA Architecture Models; 3.2.1 Operations; 3.2.2 Operands; 3.2.3 Storage; 3.2.4 Addressing Modes; 3.2.5 Interrupts and Exception Handling; 3.2.6 Application-Specific ISA Models; 3.2.7 General-Purpose ISA Models; 3.2.8 Instruction-Level Parallelism ISA Models; 3.3 Internal Processor Design; 3.3.1 Central Processing Unit (CPU); 3.3.2 On-Chip Memory |
3.3.3 Processor Input/Output (I/O)3.3.4 Processor Buses; 3.4 Processor Performance; 3.4.1 Benchmarks; Endnotes; Chapter 4 Embedded Board Buses and I/O; 4.1 Board I/O; 4.2 Managing Data: Serial vs. Parallel I/O; |
|
|
|
|