| |
|
|
|
|
|
|
|
|
1. |
Record Nr. |
UNISALENTO991004048569707536 |
|
|
Autore |
Bollmann, Stefan |
|
|
Titolo |
Le donne che leggono sono pericolose / Stefan Bollman, Elke Heidenreich ; prefazione di Daria Bignardi |
|
|
|
|
|
|
|
Pubbl/distr/stampa |
|
|
|
|
|
|
ISBN |
|
|
|
|
|
|
Descrizione fisica |
|
|
|
|
|
|
Altri autori (Persone) |
|
Heidenreich, Elkeauthor |
Bignardi, Daria |
|
|
|
|
|
|
|
|
Disciplina |
|
|
|
|
|
|
Lingua di pubblicazione |
|
|
|
|
|
|
Formato |
Materiale a stampa |
|
|
|
|
|
Livello bibliografico |
Monografia |
|
|
|
|
|
2. |
Record Nr. |
UNINA9910299738403321 |
|
|
Autore |
Sinha Roopak |
|
|
Titolo |
Correct-by-construction approaches for SoC design / / Roopak Sinha, Parthasarathi Roop, Samik Basu |
|
|
|
|
|
|
|
Pubbl/distr/stampa |
|
|
New York, : Springer Science, 2014 |
|
|
|
|
|
|
|
ISBN |
|
|
|
|
|
|
Descrizione fisica |
|
1 online resource (xxi, 144 pages) : illustrations (some color) |
|
|
|
|
|
|
Collana |
|
|
|
|
|
|
Altri autori (Persone) |
|
RoopParthasarathi |
BasuSamik |
|
|
|
|
|
|
|
|
Disciplina |
|
004.1 |
620 |
621.381 |
621.3815 |
|
|
|
|
|
|
|
|
Soggetti |
|
Systems on a chip - Design and construction |
Embedded computer systems - Design and construction |
|
|
|
|
|
|
|
|
Lingua di pubblicazione |
|
|
|
|
|
|
Formato |
Materiale a stampa |
|
|
|
|
|
Livello bibliografico |
Monografia |
|
|
|
|
|
Note generali |
|
|
|
|
|
|
|
|
|
|
|
|
Nota di bibliografia |
|
Includes bibliographical references and index. |
|
|
|
|
|
|
Nota di contenuto |
|
System-on-A-Chip Design.- The AMBA SOC Platform.- Automatic Verification using Model and Module Checking -- Models for SoCs and Specifications -- SoC Design Methodology -- Automatic Protocol Conversion -- Related Work and Outlook.- Appendix: Converter Generation Algorithm. |
|
|
|
|
|
|
|
|
Sommario/riassunto |
|
This book describes an approach for designing Systems-on-Chip such that the system meets precise mathematical requirements. The methodologies presented enable embedded systems designers to reuse intellectual property (IP) blocks from existing designs in an efficient, reliable manner, automatically generating correct SoCs from multiple, possibly mismatching, components. · Provides a single-source reference to correct-by-construction SoC design; · Enables optimized design cycles, with techniques to reuse IP blocks reliably; · Uses realistic SoC case studies to highlight the concepts introduced; · Demonstrates techniques using industrial standard SoC frameworks such as ARM AMBA. |
|
|
|
|
|
|
|
| |