|
|
|
|
|
|
|
|
1. |
Record Nr. |
UNINA9910154652703321 |
|
|
Autore |
Zwoliński Mark |
|
|
Titolo |
Digital system design with VHDL / / Mark Zwolinski |
|
|
|
|
|
Pubbl/distr/stampa |
|
|
Harlow, England : , : Prentice Hall, , 2004 |
|
|
|
|
|
|
|
ISBN |
|
|
|
|
|
|
Edizione |
[Second edition.] |
|
|
|
|
|
Descrizione fisica |
|
1 online resource (385 pages) : illustrations |
|
|
|
|
|
|
Disciplina |
|
|
|
|
|
|
Soggetti |
|
Digital electronics - Data processing |
|
|
|
|
|
|
Lingua di pubblicazione |
|
|
|
|
|
|
Formato |
Materiale a stampa |
|
|
|
|
|
Livello bibliografico |
Monografia |
|
|
|
|
|
Note generali |
|
Bibliographic Level Mode of Issuance: Monograph |
|
|
|
|
|
|
Nota di bibliografia |
|
Includes bibliographical references and index. |
|
|
|
|
|
|
Nota di contenuto |
|
Cover -- Digital System Design with VHDL -- Contents -- Preface -- Introduction -- Modern digital design -- CMOS technology -- Programmable logic -- Electrical properties -- Summary -- Further reading -- Exercises -- Combinational logic design -- Boolean algebra -- Logic gates -- Combinational logic design -- Timing -- Number codes -- Summary -- Further reading -- Exercises -- Combinational logic using VHDL gate models -- Entities and architectures -- Identifiers, spaces and comments -- Netlists -- Signal assignments -- Generics -- Constant and open ports -- Testbenches -- Configurations -- Summary -- Further reading -- Exercises -- Combinational building blocks -- Three-state buffers -- Decoders -- Multiplexers -- Priority encoder -- Adders -- Parity checker -- Testbenches for combinational blocks -- Summary -- Further reading -- Exercises -- Synchronous sequential design -- Synchronous sequential systems -- Models of synchronous sequential systems -- Algorithmic state machines -- Synthesis from ASM charts -- State machines in VHDL -- VHDL testbenches for state machines -- Summary -- Further reading -- Exercises -- VHDL models of sequential logic blocks -- Latches -- Flip-flops -- JK and T flip-flops -- Registers and shift registers -- Counters -- Memory -- Sequential multiplier -- Testbenches for sequential building blocks -- Summary -- Further reading -- Exercises -- Complex sequential systems -- Linked state machines -- Datapath/controller partitioning -- Instructions -- A simple microprocessor -- VHDL model of a simple microprocessor -- Summary -- Further reading -- Exercises -- VHDL simulation -- Event- |
|
|
|
|