| |
|
|
|
|
|
|
|
|
1. |
Record Nr. |
UNINA9910671587503321 |
|
|
Titolo |
Code of federal regulations : CFR . Title 5 Administrative personnel / National Archives and Records Administration |
|
|
|
|
|
|
|
Pubbl/distr/stampa |
|
|
Washington, DC ; Buffalo, NY, : HeinOnline, 1938- |
|
|
|
|
|
|
|
Descrizione fisica |
|
|
|
|
|
|
Classificazione |
|
|
|
|
|
|
Disciplina |
|
|
|
|
|
|
|
|
Soggetti |
|
|
|
|
|
|
Lingua di pubblicazione |
|
|
|
|
|
|
Formato |
Materiale a stampa |
|
|
|
|
|
Livello bibliografico |
Periodico |
|
|
|
|
|
Note generali |
|
|
|
|
|
|
2. |
Record Nr. |
UNINA9910143887603321 |
|
|
Titolo |
Languages and Compilers for Parallel Computing : 14th International Workshop, LCPC 2001, Cumberland Falls, KY, USA, August 1-3, 2001, Revised Papers / / edited by Henry Gordon Dietz |
|
|
|
|
|
|
|
Pubbl/distr/stampa |
|
|
Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2003 |
|
|
|
|
|
|
|
|
|
ISBN |
|
|
|
|
|
|
Edizione |
[1st ed. 2003.] |
|
|
|
|
|
Descrizione fisica |
|
1 online resource (X, 450 p.) |
|
|
|
|
|
|
Collana |
|
Lecture Notes in Computer Science, , 0302-9743 ; ; 2624 |
|
|
|
|
|
|
Disciplina |
|
|
|
|
|
|
Soggetti |
|
Programming languages (Electronic computers) |
Computer arithmetic and logic units |
Computer networks |
Computer programming |
Data structures (Computer science) |
Computers |
Programming Languages, Compilers, Interpreters |
Arithmetic and Logic Structures |
Computer Communication Networks |
Programming Techniques |
Data Structures |
|
|
|
|
|
|
|
|
|
|
|
|
Computation by Abstract Devices |
|
|
|
|
|
|
Lingua di pubblicazione |
|
|
|
|
|
|
Formato |
Materiale a stampa |
|
|
|
|
|
Livello bibliografico |
Monografia |
|
|
|
|
|
Note generali |
|
Bibliographic Level Mode of Issuance: Monograph |
|
|
|
|
|
|
Nota di bibliografia |
|
Includes bibliographical references and index. |
|
|
|
|
|
|
Nota di contenuto |
|
Optimizing Compiler Design for Modularity and Extensibility -- Translation Schemes for the HPJava Parallel Programming Language -- Compiler and Middleware Support for Scalable Data Mining -- Bridging the Gap between Compilation and Synthesis in the DEFACTO System -- Instruction Balance and Its Relation to Program Energy Consumption -- Dynamic Voltage and Frequency Scaling for Scientific Applications -- Improving Off-Chip Memory Energy Behavior in a Multi-processor, Multi-bank Environment -- A Compilation Framework for Power and Energy Management on Mobile Computers -- Locality Enhancement by Array Contraction -- Automatic Data Distribution Method Using First Touch Control for Distributed Shared Memory Multiprocessors -- Balanced, Locality-Based Parallel Irregular Reductions -- A Comparative Evaluation of Parallel Garbage Collector Implementations -- STAPL: An Adaptive, Generic Parallel C++ Library -- An Interface Model for Parallel Components -- Tree Traversal Scheduling: A Global Instruction Scheduling Technique for VLIW/EPIC Processors -- MIRS: Modulo Scheduling with Integrated Register Spilling -- Strength Reduction of Integer Division and Modulo Operations -- An Adaptive Scheme for Dynamic Parallelization -- Probabilistic Points-to Analysis -- A Compiler Framework to Detect Parallelism in Irregular Codes -- Compiling for a Hybrid Programming Model Using the LMAD Representation -- The Structure of a Compiler for Explicit and Implicit Parallelism -- Coarse Grain Task Parallel Processing with Cache Optimization on Shared Memory Multiprocessor -- A Language for Role Specifications -- The Specification of Source-to-Source Transformations for the Compile-Time Optimization of Parallel Object-Oriented Scientific Applications -- Computing Array Shapes in MATLAB -- Polynomial Time Array Dataflow Analysis -- Induction Variable Analysis without Idiom Recognition: Beyond Monotonicity. |
|
|
|
|
|
|
|
|
Sommario/riassunto |
|
This volume contains (revised versions) of papers presented at the 14th Wo- shop on Languages and Compilers for Parallel Computing. Parallel computing used to be nearly synonymous with supercomputing research, but as parallel processing technologies have become common features of commodity processors and systems,the focus of this workshopalsohas shifted. For example, this wo- shop marks the ?rst time that compiler technology for power management has been recognized as a key aspect of parallel computing. Another pattern visible in the research presented is the continuing shift in emphasis from simply ?nding potentialparallelismtobeingabletouseparallelisme'cientlyenoughtoachieve good speedup. The scope of languages and compilers for parallel computing has thus grown to encompass all relevant aspects of systems, ranging from abstract models to runtime support environments. As inpreviousyears,keyresearcherswereinvitedto participate.Everypaper submitted was reviewed in depth and quantitatively graded on originality, s- ni'cance, correctness, presentation, relevance, need to revise the write-up, and overall how |
|
|
|
|
|
|
|
|
|
|
appropriate it would be to accept the paper. Any concerns raised werediscussedbythe programcommittee.Insummary,the papersincludedhere represent leading-edge work from North America, Europe, and Asia. |
|
|
|
|
|
| |