|
|
|
|
|
|
|
|
1. |
Record Nr. |
UNINA9910142053503321 |
|
|
Titolo |
1999 IEEE Standard for Integrated Circuit (IC) Delay and Power Calculation System |
|
|
|
|
|
|
|
Pubbl/distr/stampa |
|
|
[Place of publication not identified], : IEEE, 1999 |
|
|
|
|
|
|
|
ISBN |
|
|
|
|
|
|
Descrizione fisica |
|
1 online resource (viii, 390 pages) : illustrations |
|
|
|
|
|
|
Disciplina |
|
|
|
|
|
|
Soggetti |
|
Integrated circuits |
Microelectronics |
|
|
|
|
|
|
|
|
Lingua di pubblicazione |
|
|
|
|
|
|
Formato |
Materiale a stampa |
|
|
|
|
|
Livello bibliografico |
Monografia |
|
|
|
|
|
Note generali |
|
Bibliographic Level Mode of Issuance: Monograph |
|
|
|
|
|
|
Sommario/riassunto |
|
Ways for integrated circuit designers to analyze chip timing and power consistently across a broad set of electric design automation (EDA) applications are covered in this standard. Methods by which integrated circuit vendors can express timing and power information once per given technology are also covered. In addition, this standard covers means by which EDA vendors can meet their application performance and capacity needs. |
|
|
|
|
|
|
|