| |
|
|
|
|
|
|
|
|
1. |
Record Nr. |
UNINA9910135883103321 |
|
|
Titolo |
IEEE Std 1450.6-2005 : IEEE standard test interface language (STIL) for digital test vector data--core test language (CTL) / / IEEE Computer Society Test Technology Standards Committee, Institute of Electrical and Electronics Engineers, IEEE-SA Standards Board, American National Standards Institute |
|
|
|
|
|
|
|
Pubbl/distr/stampa |
|
|
New York : , : IEEE, , [2006] |
|
|
|
|
|
|
|
ISBN |
|
|
|
|
|
|
Descrizione fisica |
|
1 online resource (xii, 113 pages) : illustrations |
|
|
|
|
|
|
Disciplina |
|
|
|
|
|
|
Soggetti |
|
Computer hardware description languages |
|
|
|
|
|
|
Lingua di pubblicazione |
|
|
|
|
|
|
Formato |
Materiale a stampa |
|
|
|
|
|
Livello bibliografico |
Monografia |
|
|
|
|
|
Sommario/riassunto |
|
The Core Test Language (CTL) is a language created for a System-on-Chip flow (or SoC flow), where a design created by one group is reused as a sub-design of a design created by another group. In an SoC flow, the smaller design embedded in the larger design is commonly called a core and the larger design is commonly called the SoC. The core is a design provided by a core provider, and the task of incorporating the sub-design into the SoC is called Core System Integration. |
|
|
|
|
|
|
|
| |