1.

Record Nr.

UNINA990001653140403321

Autore

Piccioni, Antonio

Titolo

L'ABC del diserbo / Antonio Piccioni

Pubbl/distr/stampa

Bologna : Edagricole, 1972

Descrizione fisica

38 p. ; 19 cm

Collana

Universale Edagricole ; 78

Disciplina

632.954

Locazione

FAGBC

Collocazione

60 045 C 1/78

Lingua di pubblicazione

Italiano

Formato

Materiale a stampa

Livello bibliografico

Monografia

2.

Record Nr.

UNISA996210087603316

Autore

Keehn Kelley <1975->

Titolo

She Inc [[electronic resource] ] : a woman's guide to maximizing her career potential / / Kelley Keehn

Pubbl/distr/stampa

Toronto [Ont.], : Insomniac Press, c2008

ISBN

1-282-04690-X

9786612046902

1-897415-32-X

Descrizione fisica

1 online resource (80 p.)

Disciplina

811.6

Soggetti

Career development

Self-actualization (Psychology) in women

Women - Vocational guidance

Lingua di pubblicazione

Inglese

Formato

Materiale a stampa

Livello bibliografico

Monografia

Note generali

Includes index.



Nota di contenuto

You Inc. -- Who's navigating your life? Developing "You Inc." -- Brand you -- The CEO called you -- Money doesn't buy happiness. Really? -- Finaancial basics for the savvy female CEO -- Understanding credit -- Conclusion.

Sommario/riassunto

Experts estimate that you will change not only your job, but your career an average of four to five times in your life. Stability and job security are things of the past. This book is suitable for employees, business owners, entrepreneurs, and those re-entering the work force.

3.

Record Nr.

UNINA9910299664003321

Autore

Alioto Massimo

Titolo

Flip-Flop Design in Nanometer CMOS : From High Speed to Low Energy / / by Massimo Alioto, Elio Consoli, Gaetano Palumbo

Pubbl/distr/stampa

Cham : , : Springer International Publishing : , : Imprint : Springer, , 2015

ISBN

3-319-01997-X

Edizione

[1st ed. 2015.]

Descrizione fisica

1 online resource (268 p.)

Disciplina

004.1

620

620.5

621.3815

Soggetti

Electronic circuits

Microprocessors

Nanotechnology

Circuits and Systems

Electronic Circuits and Devices

Processor Architectures

Nanotechnology and Microengineering

Lingua di pubblicazione

Inglese

Formato

Materiale a stampa

Livello bibliografico

Monografia

Note generali

Description based upon print version of record.

Nota di bibliografia

Includes bibliographical references and index.

Nota di contenuto

The Logical Effort Method -- Design in the Energy-Delay Space -- Clocked Storage Elements -- Flip-Flop Optimized Design -- Analysis and Comparison in the Energy-Delay-Area Domain -- Energy Efficiency



Versus Clock Slope -- Hold Time Issues and Impact of variations on Flip-Flop Topologies -- Ultra-Fast and Energy-Efficient Pulsed Latch Topologies.

Sommario/riassunto

This book provides a unified treatment of Flip-Flop design and selection in nanometer CMOS VLSI systems. The design aspects related to the energy-delay tradeoff in Flip-Flops are discussed, including their energy-optimal selection according to the targeted application, and the detailed circuit design in nanometer CMOS VLSI systems. Design strategies are derived in a coherent framework that includes explicitly nanometer effects, including leakage, layout parasitics and process/voltage/temperature variations, as main advances over the existing body of work in the field. The related design tradeoffs are explored in a wide range of applications and the related energy-performance targets. A wide range of existing and recently proposed Flip-Flop topologies are discussed. Theoretical foundations are provided to set the stage for the derivation of design guidelines, and emphasis is given on practical aspects and consequences of the presented results. Analytical models and derivations are introduced when needed to gain an insight into the inter-dependence of design parameters under practical constraints. This book serves as a valuable reference for practicing engineers working in the VLSI design area, and as text book for senior undergraduate, graduate  and postgraduate students (already familiar with digital circuits and timing). • Provides a unified treatment of Flip-Flop design and energy/variation-aware selection in nanometer CMOS VLSI systems • Offers in-depth analysis of the impact of nanometer effects on  design tradeoffs • Presents a comprehensive analysis, by considering more than 20 topologies covering all relevant classes of circuits • Uses a rigorous framework based on novel methodologies to include layout parasitics within the circuit design loop  .