|
|
|
|
|
|
|
|
1. |
Record Nr. |
UNINA9910438044903321 |
|
|
Autore |
Papa David A |
|
|
Titolo |
Multi-objective optimization in physical synthesis of integrated circuits / / David A. Papa, Igor L. Markov |
|
|
|
|
|
|
|
Pubbl/distr/stampa |
|
|
New York, NY, : Springer, 2012, c2013 |
|
|
|
|
|
|
|
ISBN |
|
9786613924421 |
9781283611978 |
128361197X |
9781461413561 |
1461413567 |
|
|
|
|
|
|
|
|
Edizione |
[1st ed. 2013.] |
|
|
|
|
|
Descrizione fisica |
|
1 online resource (157 p.) |
|
|
|
|
|
|
Collana |
|
Lecture notes in electrical engineering, , 1876-1100 ; ; v. 166 |
|
|
|
|
|
|
Altri autori (Persone) |
|
MarkovIgor L <1973-> (Igor Leonidovich) |
|
|
|
|
|
|
Disciplina |
|
|
|
|
|
|
Soggetti |
|
Integrated circuits - Design and construction |
Timing circuits |
|
|
|
|
|
|
|
|
Lingua di pubblicazione |
|
|
|
|
|
|
Formato |
Materiale a stampa |
|
|
|
|
|
Livello bibliografico |
Monografia |
|
|
|
|
|
Note generali |
|
Description based upon print version of record. |
|
|
|
|
|
|
Nota di bibliografia |
|
Includes bibliographical references. |
|
|
|
|
|
|
Nota di contenuto |
|
Part I: Introduction and Prior Art -- Timing Closure for Multi-Million-Gate Integrated Circuits -- State of the Art in Physical Synthesis -- Part II: Local Physical Synthesis and Necessary Analysis Techniques -- Buffer Insertion during Timing-Driven Placement -- Bounded Transactional Timing Analysis -- Gate Sizing During Timing-Driven Placement -- Part III: Broadening the Scope of Circuit Transformations -- Physically-Driven Logic Restructuring -- Logic Restructuring as an Aid to Physical Retiming -- Broadening the Scope of Optimization using Partitioning -- Co-Optimization of Latches and Clock Networks -- Conclusions and Future Work. |
|
|
|
|
|
|
|
|
Sommario/riassunto |
|
This book introduces techniques that advance the capabilities and strength of modern software tools for physical synthesis, with the ultimate goal to improve the quality of leading-edge semiconductor products. It provides a comprehensive introduction to physical synthesis and takes the reader methodically from first principles through state-of-the-art optimizations used in cutting edge industrial tools. It explains how to integrate chip optimizations in novel ways to create powerful circuit transformations that help satisfy performance |
|
|
|
|